Accurate Lifetime Estimation of Sub-20-nm NAND Flash Memory

被引:28
|
作者
Lee, Kyunghwan [1 ]
Kang, Myounggon [2 ]
Hwang, Yuchul [3 ]
Shin, Hyungcheol [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Interuniv Semicond Res Ctr, Seoul 151742, South Korea
[2] Korea Natl Univ Transportat, Dept Elect Engn, Chungju 380702, South Korea
[3] Samsung Elect Co Ltd, Memory Div, Prod Qual Assurance Team, Hwasung 445701, South Korea
关键词
Activation energy (E-a); Arrhenius model; contribution rate (CR); criterion of Delta V-th_Total; lifetime estimation; multilevel cell NAND flash memory; program/erase cycling times; retention time; INTERFACE-TRAP GENERATION; FAILURE MECHANISMS; RETENTION CHARACTERISTICS; ACTIVATION-ENERGY; DEGRADATION; MODEL; DEPENDENCE; TIME;
D O I
10.1109/TED.2015.2509004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Previously, we developed a charge loss/gain model for NAND flash memory, which is taking into account various failure mechanisms. In addition, we extracted all the parameters of the new model in the highest (PV3) and lowest states (ERS). In this paper, however, the physical information for the parameters and the whole procedure of the parameter extraction are covered in detail. We also extracted the contribution rate (CR) of dominant mechanisms at the criterion of vertical bar Delta V-th_Total vertical bar according to the baking temperature. The results give the physical reason for abnormal retention behaviors such as apparent activation energy (E-aa) roll-off at the PV3 state and negative E-aa at the ERS state. Using the proposed method, we extracted the accurate lifetime at room temperature in all states (PV3, PV2, PV1, and ERS). A large gap was observed in the results of the lifetime estimation, which were extracted by the conventional Arrhenius model and the proposed model. Since the proposed model takes into account the retention characteristics for various mechanisms, this model provides a much more accurate prediction for the lifetime.
引用
收藏
页码:659 / 667
页数:9
相关论文
共 50 条
  • [41] Superior Data Retention for Sub-20 nm Triple Level Per Cell NAND Flash Memory by Using a Novel Data Programming Method
    Lin, Wei
    Chang, Chun-Yen
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (07) : 7772 - 7778
  • [42] Scaling evaluation of BE-SONOS NAND Flash beyond 20 nm
    Lue, Hang-Ting
    Hsu, Tzu-Hsuan
    Lai, S. C.
    Hsiao, Y. H.
    Peng, W. C.
    Liao, C. W.
    Huang, Y. F.
    Hong, S. P.
    Wu, M. T.
    Hsu, F. H.
    Lien, N. Z.
    Wang, S. Y.
    Yang, L. W.
    Yang, T.
    Chen, K. C.
    Hsieh, K. Y.
    Liu, Rich
    Lu, Chih-Yuan.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 89 - +
  • [43] Error Characterization and ECC Usage Relaxation beyond 20nm Floating Gate NAND Flash Memory
    Ku, S. H.
    Lin, T. W.
    Cheng, C. H.
    Lee, C. W.
    Chen, Ti-Wen
    Tsai, Wen-Jer
    Lu, T. C.
    Lu, W. P.
    Chen, K. C.
    Wang, Tahui
    Lu, Chih-Yuan
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 50 - 53
  • [44] Gradual Channel Estimation Method for TLC NAND Flash Memory
    Yang, Liu
    Wang, Qi
    Li, Qianhui
    Yu, Xiaolei
    He, Jing
    Huo, Zongliang
    IEEE EMBEDDED SYSTEMS LETTERS, 2022, 14 (01) : 7 - 10
  • [45] A High performance 64Gb MLC NAND Flash Memory in 20nm CMOS technology
    Park, Jin-Su
    You, Byotmg-Sung
    Lee, Sang-Don
    Baek, Kwang-ho
    Jeon, Chun-Woo
    Kang, Tai-kyu
    Lee, Jae-Ho
    Kim, Min-su
    Choi, Dae-il
    Choi, Jae-won
    Jeong, Hyun
    Kim, Jong-woo
    Jang, Eun-seong
    Kim, Tae-Yun
    Lee, Chang-Hyuk
    Nam, Jong-Gi
    Han, Bong-Scok
    Ahn, Kun-Ok
    Bae, Ki-hyun
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 17 - 20
  • [46] 20nm-node Planer MONOS Cell Technology for Multi-level NAND Flash Memory
    Yaegashi, T.
    Okamura, T.
    Sakamoto, W.
    Matsunaga, Y.
    Toba, T.
    Sakuma, K.
    Gomikawa, K.
    Komiya, K.
    Nagashima, H.
    Akahori, H.
    Sekine, K.
    Kai, T.
    Ozawa, Y.
    Sugi, M.
    Watanabe, S.
    Narita, K.
    Umemura, M.
    Kutsukake, H.
    Sakuma, M.
    Maekawa, H.
    Ishibashi, Y.
    Sugimae, K.
    Koyama, H.
    Izumida, T.
    Kondo, M.
    Aoki, N.
    Watanabe, T.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 190 - +
  • [47] Efficient electrical characteristics estimation techniques for sub-20-nm FDSOI integrated circuits with nonrectangular gate patterning effects
    Cai, Jia-Syun
    Chien, Sheng-Wei
    Zheng, Xin-Yang
    Lee, Chien-Lin
    Tsai, Kuen-Yu
    JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2021, 20 (03):
  • [48] A study of sub-40nm FinFET BE-SONOS NAND flash
    Hsu, Tzu-Hsuan
    Lue, Hang-Ting
    Peng, Wu-Chin
    Tsai, Cheng-Hung
    King, Ya-Chin
    Wang, Szu-Yu
    Wu, Ming-Tsung
    Hong, Shih-Ping
    Hsieh, Jung-Yu
    Yang, Ling-Wu
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih-Yuan
    2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 115 - +
  • [49] Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory
    Luo, Yixin
    Ghose, Saugata
    Cai, Yu
    Haratsch, Erich F.
    Mutlu, Onur
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2016, 34 (09) : 2294 - 2311
  • [50] Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs
    Woo, Yeong-Jae
    Kim, Jin-Soo
    2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2013,