Accurate Lifetime Estimation of Sub-20-nm NAND Flash Memory

被引:28
|
作者
Lee, Kyunghwan [1 ]
Kang, Myounggon [2 ]
Hwang, Yuchul [3 ]
Shin, Hyungcheol [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Interuniv Semicond Res Ctr, Seoul 151742, South Korea
[2] Korea Natl Univ Transportat, Dept Elect Engn, Chungju 380702, South Korea
[3] Samsung Elect Co Ltd, Memory Div, Prod Qual Assurance Team, Hwasung 445701, South Korea
关键词
Activation energy (E-a); Arrhenius model; contribution rate (CR); criterion of Delta V-th_Total; lifetime estimation; multilevel cell NAND flash memory; program/erase cycling times; retention time; INTERFACE-TRAP GENERATION; FAILURE MECHANISMS; RETENTION CHARACTERISTICS; ACTIVATION-ENERGY; DEGRADATION; MODEL; DEPENDENCE; TIME;
D O I
10.1109/TED.2015.2509004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Previously, we developed a charge loss/gain model for NAND flash memory, which is taking into account various failure mechanisms. In addition, we extracted all the parameters of the new model in the highest (PV3) and lowest states (ERS). In this paper, however, the physical information for the parameters and the whole procedure of the parameter extraction are covered in detail. We also extracted the contribution rate (CR) of dominant mechanisms at the criterion of vertical bar Delta V-th_Total vertical bar according to the baking temperature. The results give the physical reason for abnormal retention behaviors such as apparent activation energy (E-aa) roll-off at the PV3 state and negative E-aa at the ERS state. Using the proposed method, we extracted the accurate lifetime at room temperature in all states (PV3, PV2, PV1, and ERS). A large gap was observed in the results of the lifetime estimation, which were extracted by the conventional Arrhenius model and the proposed model. Since the proposed model takes into account the retention characteristics for various mechanisms, this model provides a much more accurate prediction for the lifetime.
引用
收藏
页码:659 / 667
页数:9
相关论文
共 50 条
  • [21] Bright sub-20-nm cathodoluminescent nanoprobes for electron microscopy
    Prigozhin, Maxim B.
    Maurer, Peter C.
    Courtis, Alexandra M.
    Liu, Nian
    Wisser, Michael D.
    Siefe, Chris
    Tian, Bining
    Chan, Emory
    Song, Guosheng
    Fischer, Stefan
    Aloni, Shaul
    Ogletree, D. Frank
    Barnard, Edward S.
    Joubert, Lydia-Marie
    Rao, Jianghong
    Alivisatos, A. Paul
    Macfarlane, Roger M.
    Cohen, Bruce E.
    Cui, Yi
    Dionne, Jennifer A.
    Chu, Steven
    NATURE NANOTECHNOLOGY, 2019, 14 (05) : 420 - +
  • [22] Bright sub-20-nm cathodoluminescent nanoprobes for electron microscopy
    Maxim B. Prigozhin
    Peter C. Maurer
    Alexandra M. Courtis
    Nian Liu
    Michael D. Wisser
    Chris Siefe
    Bining Tian
    Emory Chan
    Guosheng Song
    Stefan Fischer
    Shaul Aloni
    D. Frank Ogletree
    Edward S. Barnard
    Lydia-Marie Joubert
    Jianghong Rao
    A. Paul Alivisatos
    Roger M. Macfarlane
    Bruce E. Cohen
    Yi Cui
    Jennifer A. Dionne
    Steven Chu
    Nature Nanotechnology, 2019, 14 : 420 - 425
  • [23] Reliability Issue of 20 nm MLC NAND FLASH
    Youn, Tae-Un
    Noh, Keum-Whan
    Yi, Sang-Mok
    Kim, Jong-Wook
    Park, Noh-Yong
    Shin, Sung-Chul
    Yun, Kwang-Hyun
    Kim, Byung-Kook
    Park, Sung-Kye
    Lee, Seok-Kiu
    Hong, Sung-Joo
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [24] Optimal Cell Design for Enhancing Reliability Characteristics for sub 30 nm NAND Flash Memory
    Cho, Eun Suk
    Kim, Hyun Jung
    Kim, Byoung Taek
    Song, Jai Hyuk
    Song, Du Heon
    Choi, Jeong-Hyuk
    Suh, Kang-Deog
    Chung, Chilhee
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 611 - 614
  • [25] NAND Flash Scaling beyond 20nm
    Koh, Yohwan
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 3 - 5
  • [26] wearMeter: an Accurate Wear Metric for NAND Flash Memory
    Ye, Min
    Li, Qiao
    Wen, Daniel
    Kuo, Tei-Wei
    Xue, Chun Jason
    29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 442 - 447
  • [27] A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device
    Kang, Myounggon
    Hahn, Wookghee
    Park, Il Han
    Song, Youngsun
    Lee, Hocheol
    Choi, Kihwan
    Lim, Youngho
    Joe, Sung-Min
    Chae, Dong Hyuk
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (10)
  • [28] A new floating gate cell structure with a silicon-nitride cap layer for sub-20 nm NAND flash memory
    Seol, Kwang Soo
    Kang, Heesoo
    Lee, Jaeduk
    Kim, Hyunsuk
    Cho, Byungkyu
    Lee, Dohyun
    Choi, Yong-Lack
    Ju, Nok-Hyun
    Choi, Changmin
    Hur, SungHoi
    Choi, Jungdal
    Chung, Chilhee
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 127 - 128
  • [29] An Investigation of Abnormal Program Phenomena with S/D Junctions and Dopant Profiles for Sub-20 nm NAND Flash Memory Devices
    Park, Byoungjun
    Cho, Sunghoon
    Park, Jiyul
    Kim, Pyunghwa
    Lee, Sangjo
    Park, Milim
    Park, Min Sang
    Park, Sukkwang
    Yang, Hae Chang
    Park, Sungjo
    Lee, Yunbong
    Cho, Myoung Kwan
    Ahn, Kun-Ok
    Bae, Gihyun
    Park, Sungwook
    2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
  • [30] Extending the Lifetime of NAND Flash Memory by Salvaging Bad Blocks
    Wang, Chundong
    Wong, Weng-Fai
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 260 - 263