Computation and communication refinement for multiprocessor SoC design: A system-level perspective

被引:9
|
作者
Marculescu, Radu [1 ]
Ogras, Umit Y. [1 ]
Zamora, Nicholas H. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
design; performance; embedded systems; energy optimization; performance analysis; Markov chains; communication; traffic; systems-on-chip; networks-on-chip; prototype;
D O I
10.1145/1142980.1142983
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Continuous advancements in semiconductor technology enable the design of complex systems-on-chips (SoCs) composed of tens or hundreds of IP cores. At the same time, the applications that need to run on such platforms have become increasingly complex and have tight power and performance requirements. Achieving a satisfactory design quality under these circumstances is only possible when both computation and communication refinement are performed efficiently, in an automated and synergistic manner. Consequently, formal and disciplined system-level design methodologies are in great demand for future multiprocessor design. This article provides a broad overview of some fundamental research issues and state-of-the-art solutions concerning both computation and communication aspects of system-level design. The methodology we advocate consists of developing abstract application and platform models, followed by application mapping onto the target platform, and then optimizing the overall system via performance analysis. In addition, a communication refinement step is critical for optimizing the communication infrastructure in this multiprocessor setup. Finally, simulation and prototyping can be used for accurate performance evaluation purposes.
引用
收藏
页码:564 / 592
页数:29
相关论文
共 50 条
  • [31] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [32] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [33] No wait for system-level design
    IET Electron. Syst. Softw., 2006, 6 (02):
  • [34] Real-time application to multiprocessor-system-on-chip mapping strategy for system-level design tool
    Jia, Z. J.
    Bautista, T.
    Nunez, A.
    ELECTRONICS LETTERS, 2009, 45 (12) : 613 - 614
  • [35] From Latency-Insensitive Design to Communication-Based System-Level Design
    Carloni, Luca P.
    PROCEEDINGS OF THE IEEE, 2015, 103 (11) : 2133 - 2151
  • [36] Robust Design Optimization of a Permanent Magnet Motor from the System-Level Design Perspective
    Mun, Jaegyeong
    Choi, K. K.
    Kim, Dong-Hun
    JOURNAL OF MAGNETICS, 2022, 27 (03) : 250 - 255
  • [37] A System-Level Infrastructure for Multidimensional MP-SoC Design Space Co-Exploration
    Jia, Zai Jian
    Bautista, Tomas
    Nunez, Antonio
    Pimentel, Andy D.
    Thompson, Mark
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13
  • [38] SysteMoprh: Dynamic/online/adaptive system-level optimization for SoC
    Yoshimatsu, N
    Yoshida, M
    Soga, T
    Shuto, M
    Tanoue, Y
    Fujii, Y
    Eshima, K
    Hayashida, T
    Murakami, K
    SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 442 - 447
  • [39] CASSE: A system-level modeling and design-space exploration tool for multiprocessor systems-on-chip
    Reyes, V
    Bautista, T
    Marrero, G
    Carballo, PP
    Kruijtzer, W
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 476 - 483
  • [40] Object-oriented technology transfer to multiprocessor system-level synthesis
    Hsiung, PA
    Lee, TY
    Chen, SJ
    TOOLS 24: TECHNOLOGY OF OBJECT-ORIENTED LANGUAGES, PROCEEDINGS, 1998, 24 : 284 - 293