共 50 条
- [21] Polychrony for formal refinement-checking in a system-level design methodology THIRD INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2003, : 9 - 19
- [22] System-level modeling of a network switch SoC ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 62 - 67
- [23] A system-level multiprocessor system-on-chip modeling framework 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 81 - 84
- [24] System-level design for DPCM Image Compression with SoC-FPGA Accelerator 2024 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE 2024, 2024, : 887 - 891
- [25] Multiprocessor System-Level Modeling and Analysis on Platform FPGA ADVANCES IN INFORMATION TECHNOLOGY AND EDUCATION, PT I, 2011, 201 : 413 - 417
- [27] System-level MP-SoC Design Space Exploration Using Tree Visualization 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 80 - 88
- [28] Network-on-chip modeling for system-level multiprocessor simulation RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
- [29] System-Level Design for Communication-Centric Task Farm Applications 2017 12TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2017,
- [30] Aspects on system-level design PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210