Computation and communication refinement for multiprocessor SoC design: A system-level perspective

被引:9
|
作者
Marculescu, Radu [1 ]
Ogras, Umit Y. [1 ]
Zamora, Nicholas H. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
design; performance; embedded systems; energy optimization; performance analysis; Markov chains; communication; traffic; systems-on-chip; networks-on-chip; prototype;
D O I
10.1145/1142980.1142983
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Continuous advancements in semiconductor technology enable the design of complex systems-on-chips (SoCs) composed of tens or hundreds of IP cores. At the same time, the applications that need to run on such platforms have become increasingly complex and have tight power and performance requirements. Achieving a satisfactory design quality under these circumstances is only possible when both computation and communication refinement are performed efficiently, in an automated and synergistic manner. Consequently, formal and disciplined system-level design methodologies are in great demand for future multiprocessor design. This article provides a broad overview of some fundamental research issues and state-of-the-art solutions concerning both computation and communication aspects of system-level design. The methodology we advocate consists of developing abstract application and platform models, followed by application mapping onto the target platform, and then optimizing the overall system via performance analysis. In addition, a communication refinement step is critical for optimizing the communication infrastructure in this multiprocessor setup. Finally, simulation and prototyping can be used for accurate performance evaluation purposes.
引用
收藏
页码:564 / 592
页数:29
相关论文
共 50 条
  • [21] Polychrony for formal refinement-checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Gupta, R
    Doucet, F
    THIRD INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2003, : 9 - 19
  • [22] System-level modeling of a network switch SoC
    Paul, JM
    Andrews, CP
    Cassidy, AS
    Thomas, DE
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 62 - 67
  • [23] A system-level multiprocessor system-on-chip modeling framework
    Virk, K
    Madsen, J
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 81 - 84
  • [24] System-level design for DPCM Image Compression with SoC-FPGA Accelerator
    Safaei, Amin
    Sabeti, Samira
    Masoudian, Morteza
    2024 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE 2024, 2024, : 887 - 891
  • [25] Multiprocessor System-Level Modeling and Analysis on Platform FPGA
    Zhang Lei
    Shang You
    Feng YongQing
    ADVANCES IN INFORMATION TECHNOLOGY AND EDUCATION, PT I, 2011, 201 : 413 - 417
  • [26] SYSTEM-LEVEL DESIGN
    BOURBON, B
    COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [27] System-level MP-SoC Design Space Exploration Using Tree Visualization
    Taghavi, Toktam
    Pimentel, Andy D.
    Thompson, Mark
    2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 80 - 88
  • [28] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
  • [29] System-Level Design for Communication-Centric Task Farm Applications
    Genius, Daniela
    Apvrille, Ludovic
    2017 12TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2017,
  • [30] Aspects on system-level design
    Plantin, J
    Stoy, E
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210