Real-time application to multiprocessor-system-on-chip mapping strategy for system-level design tool

被引：3
|
作者：
Jia, Z. J. [1 ]
Bautista, T. [1 ]
Nunez, A. [1 ]
机构：
[1] Univ Las Palmas Gran Canaria, Res Inst Appl Microelect, E-35017 Las Palmas Gran Canaria, Spain
来源：
ELECTRONICS LETTERS | 2009年 / 45卷 / 12期
关键词：
D O I：
10.1049/el.2009.0952
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new static mapping technique is presented that can be integrated in a system-level design tool for modelling and simulating real-time applications onto an embedded multiprocessor system. The results of preliminary experiments indicate that the proposed two-phase mapping approach can achieve a good trade-off between the efficiency in resource usage and processor load balancing, as well as the minimisation of the inter-processor communication cost.
引用
收藏
页码：613 / 614
页数：2
相关论文
共 50 条
  • [1] An Efficient Real-Time Embedded Application Mapping for NoC Based Multiprocessor System on Chip
    Kumar, Aruru Sai
    Reddy, B. Naresh Kumar
    WIRELESS PERSONAL COMMUNICATIONS, 2023, 128 (04) : 2937 - 2952
  • [2] An Efficient Real-Time Embedded Application Mapping for NoC Based Multiprocessor System on Chip
    Aruru Sai Kumar
    B. Naresh Kumar Reddy
    Wireless Personal Communications, 2023, 128 : 2937 - 2952
  • [3] A two-phase design space exploration strategy for system-level real-time application mapping onto MPSoC
    Jia, Z. J.
    Nunez, A.
    Bautista, T.
    Pimentel, A. D.
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (01) : 9 - 21
  • [4] Design of real time multiprocessor system on chip
    Loukil, Kais
    Amor, Nader Ben
    Aoudni, Yassine
    Abid, Mohamed
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 126 - 129
  • [5] SYSTEM CONSIDERATIONS AND THE SYSTEM-LEVEL DESIGN OF A CHIP SET FOR REAL-TIME TV AND HDTV MOTION ESTIMATION
    REVENTLOW, CV
    TALMI, M
    WOLF, S
    ERNST, M
    MULLER, K
    STOFFERS, C
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (2-3): : 237 - 248
  • [6] A system-level multiprocessor system-on-chip modeling framework
    Virk, K
    Madsen, J
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 81 - 84
  • [7] System-level design optimization of reliable and low power multiprocessor system-on-chip
    Shafik, Rishad A.
    Al-Hashimi, Bashir M.
    Reeve, Jeff S.
    MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1735 - 1748
  • [8] CASSE: A system-level modeling and design-space exploration tool for multiprocessor systems-on-chip
    Reyes, V
    Bautista, T
    Marrero, G
    Carballo, PP
    Kruijtzer, W
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 476 - 483
  • [9] Exploration of system-level trade-offs for application mapping in multiprocessor system-on-chips
    Geelen, B
    Brockmeyer, E
    Lafruit, G
    Lauwereins, R
    Verkest, D
    2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 426 - 429
  • [10] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
12345