Real-time application to multiprocessor-system-on-chip mapping strategy for system-level design tool

被引:3
|
作者
Jia, Z. J. [1 ]
Bautista, T. [1 ]
Nunez, A. [1 ]
机构
[1] Univ Las Palmas Gran Canaria, Res Inst Appl Microelect, E-35017 Las Palmas Gran Canaria, Spain
关键词
D O I
10.1049/el.2009.0952
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new static mapping technique is presented that can be integrated in a system-level design tool for modelling and simulating real-time applications onto an embedded multiprocessor system. The results of preliminary experiments indicate that the proposed two-phase mapping approach can achieve a good trade-off between the efficiency in resource usage and processor load balancing, as well as the minimisation of the inter-processor communication cost.
引用
收藏
页码:613 / 614
页数:2
相关论文
共 50 条
  • [31] HOW TO SPOT A SYSTEM-LEVEL DESIGN TOOL
    PRANG, J
    ELECTRONIC DESIGN, 1993, 41 (25) : 66 - 67
  • [32] Design and Synthesis of a Multiprocessor System-on-Chip Architecture for Real-Time Biomedical Signal Processing in Gamma Cameras
    Kai Sun
    Meng Wang
    Zili Shao
    Hui Liu
    Hongxing Wei
    Tianmiao Wang
    Journal of Signal Processing Systems, 2010, 59 : 71 - 83
  • [33] A fault-tolerant strategy for real-time task scheduling on multiprocessor system
    Ma, M
    Babak, H
    SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 544 - 546
  • [34] SAFER: System-level Architecture for Failure Evasion in Real-time Applications
    Kim, Junsung
    Bhatia, Gaurav
    Rajkumar, Ragunathan
    Jochim, Markus
    PROCEEDINGS OF THE 2012 IEEE 33RD REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2012, : 227 - 236
  • [35] System-level modeling and real-time simulation for hybrid tracked vehicle
    Zou, Yuan
    Gao, Wei
    Hou, Shi-Jie
    Chen, Rui
    Li, Jun-Qiu
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2013, 33 (01): : 31 - 36
  • [36] An Improved Model for System-Level Energy Minimization on Real-Time Systems
    Sheikh, Saad Zia
    Pasha, Muhammad Adeel
    2019 IEEE 27TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2019), 2019, : 276 - 282
  • [37] Design and Synthesis of a Multiprocessor System-on-Chip Architecture for Real-Time Biomedical Signal Processing in Gamma Cameras
    Sun, Kai
    Wang, Meng
    Shao, Zili
    Liu, Hui
    Wei, Hongxing
    Wang, Tianmiao
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 59 (01): : 71 - 83
  • [38] Optimal system-level synthesis of digital systems for real-time applications
    Bender, A
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 59 - 64
  • [39] Hardware support for real-time embedded multiprocessor system-on-a-chip memory management
    Shalan, M
    Mooney, VJ
    CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 79 - 84
  • [40] A Cross-Domain Multiprocessor System-on-a-Chip for Embedded Real-Time Systems
    Obermaisser, Roman
    Kopetz, Hermann
    Paukovits, Christian
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2010, 6 (04) : 548 - 567