The Future of CMOS Scaling - Parasitics Engineering and Device Footprint Scaling

被引：3

作者：

Wong, H. -S. Philip ^{[1
]}

Wei, Lan ^{[1
]}

Deng, Jie ^{[1
]}

机构：

[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA

来源：

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年

关键词：

D O I：

10.1109/ICSICT.2008.4734460

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We explore options for device scaling beyond the conventional scaling path. We examine the role of the parasitic capacitance for determining the performance of future one-dimensional FETs. We also explore a possible device scaling path that focuses on aggressive scaling of the contacted gate pitch, which provides performance improvements at both the device and circuit level.

引用

页码：21 / 24

页数：4

共 50 条

[41] Influence of interconnect parasitics on the lateral scaling of SiGe power HBTs
Wang, Guogong
Yuan, Hao-Chih
Ma, Zhenqiang
2006 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, 2006, : 472 - +
[42] Impact of HK/MG stacks and Future Device Scaling on RTN
Tega, Naoki
Miki, Hiroshi
Ren, Zhibin
D'Emic, Christoper P.
Zhu, Yu
Frank, David J.
Guillorn, Michael A.
Park, Dae-Gyu
Haensch, Wilfried
Torii, Kazuyoshi
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[43] Scaling scenario of multi-level interconnects for future CMOS LSI
Yoshimura, H
Asahi, Y
Matsuoka, F
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 143 - 144
[44] Scaling limit of silicon nitride gate dielectric for future CMOS technologies
Yeo, Yee Chia, 2000, IEEE, Piscataway, NJ, United States
[45] CMOS Gate Height Scaling
Ren, Zhibin
Schonenberg, K. T.
Ontalus, V.
Lauer, I.
Butt, S. A.
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 41 - +
[46] Considerations for Ultimate CMOS Scaling
Kuhn, Kelin J.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1813 - 1828
[47] Scaling CMOS to the limit - Preface
Solomon, PM
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) : 119 - 120
[48] CMOS scaling into the nanometer regime
Taur, Y
Buchanan, DA
Chen, W
Frank, DJ
Ismail, KE
Lo, SH
SaiHalasz, GA
Viswanathan, RG
Wann, HJC
Wind, SJ
Wong, HS
PROCEEDINGS OF THE IEEE, 1997, 85 (04) : 486 - 504
[49] CMOS Scaling Trends and Beyond
Bohr, Mark T.
Young, Ian A.
IEEE MICRO, 2017, 37 (06) : 20 - 29
[50] Are we at the end of CMOS scaling?
Shahidi, Ghavam G.
Frontiers in Electronics, 2006, 41 : 3 - 8

← 1 2 3 4 5 →