Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks

被引：1
|
作者：
Zelensky, A. [1 ]
Alepko, A. [1 ,2 ]
Dubovskov, V [1 ,2 ]
Kuptsov, V [1 ]
机构：
[1] Moscow State Univ Technol STANKIN, Moscow, Russia
[2] Sci Mfg Complex Technol Ctr, Zelenograd, Russia
来源：
ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING IN DEFENSE APPLICATIONS II | 2020年 / 11543卷
关键词：
RISC-V ISA; multilayer perceptron; neural networks; FPGA; neuro accelerator; heterogeneous system;
D O I：
10.1117/12.2574470
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The article discusses a heterogeneous processor based on an open source 64-bit core of the RISC-V architecture, combined with a reconfigurable neural network accelerator. The features of the implementation of a binary matrix neural network on FPGA and its combination with the RISC-V RV64GC core in tasks of cognitive robotics and industrial production are investigated in order to increase safety in the interaction of a robot and a person.
引用
收藏
页数：8
相关论文
共 50 条
  • [1] NIRVANA: Non-Invasive Real-time VulnerAbility ANAlysis for RISC-V Processor
    Zhu, Jiacheng
    Zhu, Xuqi
    Borowski, Michal
    Zhang, Huaizhi
    Pal, Chandrajit
    Saha, Sangeet
    Gu, Dongbing
    McDonald-Maier, Klaus D.
    Zhai, Xiaojun
    2024 IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS, COINS 2024, 2024, : 104 - 109
  • [2] RISC-V Based Processor Architecture for an Embedded Visible Light Spectrophotometer
    Soulard, Guillaume
    Lachance, Gabriel P.
    Boisselier, Elodie
    Boukadoum, Mounir
    Miled, Amine
    2022 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2022, : 360 - 363
  • [3] Sophon: A Time-Repeatable and Low-Latency Architecture for Embedded Real-Time Systems Based on RISC-V
    Huang, Zhe
    Chen, Xingyao
    Gao, Feng
    Li, Ruige
    Wu, Xiguang
    Zhang, Fan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (01) : 221 - 233
  • [4] Real-time detection of hardware trojan attacks on General-Purpose Registers in a RISC-V processor
    Yuan, Shi Wei
    Li, Lei
    Yang, Ji
    He, Yuanhang
    Zhou, Wan Ting
    Li, Jin
    IEICE ELECTRONICS EXPRESS, 2021, 18 (10): : 1 - 3
  • [5] A 28 nm, 397 0W real-time dynamic gesture recognition chip based on RISC-V processor
    Zhang, Yong-Liang
    Li, Qiang
    Zhang, Hui
    Wang, Wei-Zhen
    Han, Jun
    Zeng, Xiao-Yang
    Cheng, Xu
    MICROELECTRONICS JOURNAL, 2021, 116
  • [6] Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study
    Ahmadi-Pour, Sallar
    Saha, Sangeet
    Herdt, Vladimir
    Drechsler, Rolf
    McDonald-Maier, Klaus
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 134 - 141
  • [7] Lock-V: A heterogeneous fault tolerance architecture based on Arm and RISC-V*
    Marques, Ivo
    Rodrigues, Cristiano
    Tavares, Adriano
    Pinto, Sandro
    Gomes, Tiago
    MICROELECTRONICS RELIABILITY, 2021, 120
  • [8] Adapting a Real-Time Operating System to the RISC-V Based ESP32
    Gautam, Riya
    Pujara, Dhyanik
    Shah, Maurya
    Shah, Dhaval
    SMART TRENDS IN COMPUTING AND COMMUNICATIONS, VOL 4, SMARTCOM 2024, 2024, 948 : 459 - 468
  • [9] Real-Time Performance Benchmarking of RISC-V Architecture: Implementation and Verification on an EtherCAT-Based Robotic Control System
    Yoo, Taeho
    Choi, Byoung Wook
    ELECTRONICS, 2024, 13 (04)
  • [10] Hardware Real-time Event Management with Support of RISC-V Architecture for FPGA-Based Reconfigurable Embedded Systems
    Zagan, Ionel
    Tanase, Cristian Andy
    Gaitan, Vasile Gheorghita
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2020, 20 (01) : 63 - 70
12345