Wafer Level Statistical Evaluation of the Proton Radiation Hardness of a High-κ Dielectric/Metal Gate 45 nm Bulk CMOS Technology

被引:1
|
作者
Claeys, C. [1 ,2 ]
Iacovo, S. [1 ,3 ]
Kobayashi, D. [4 ,5 ]
Mercha, A. [1 ]
Griffoni, A. [1 ]
Roussel, Ph [1 ]
Crupi, F. [6 ]
Simoen, E. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept EE, B-3001 Heverlee, Belgium
[3] Katholieke Univ Leuven, Dept Phys Semicond, B-3001 Heverlee, Belgium
[4] ISAS, JAXA, Ayase, Kanagawa 252, Japan
[5] OSRAM, Ctr Competence Outdoor Lighting, I-31100 Treviso, Italy
[6] Univ Calabria, DEIS, I-87036 Cosenza, Italy
来源
HIGH PURITY SILICON 12 | 2012年 / 50卷 / 05期
关键词
D O I
10.1149/05005.0213ecst
中图分类号
O7 [晶体学];
学科分类号
0702 ; 070205 ; 0703 ; 080501 ;
摘要
Although scaled down technologies may suffer from statistical parameter fluctuations caused by process variability, they are potentially radiation hard from a total-dose perspective. Therefore, the proton radiation hardness of a high-kappa/metal gate 45 nm CMOS technology is studied using wafer level testing on 300 mm wafers. Attention is given to the correlation between pre-and post-radiation parameter variations. It is demonstrated that both the preirradiation process variability and the radiation-induced variability of the parameters have to be taken into account. For devices with a capping layer, the type of dielectric layer has an impact on the radiation-induced trapping mechanisms.
引用
收藏
页码:213 / 222
页数:10
相关论文
共 50 条
  • [1] High-κ/Metal Gate Low Power Bulk Technology - Performance Evaluation of Standard CMOS Logic Circuits, Microprocessor Critical Path Replicas, and SRAM for 45nm and beyond
    Park, D. -G.
    Stein, K.
    Schruefer, K.
    Lee, Y.
    Han, J-P
    Li, W.
    Yin, H.
    Pacha, C.
    Kim, N.
    Ostermayr, M.
    Eller, M.
    Kim, S.
    Kim, K.
    Han, S.
    von Arnim, K.
    Moumen, N.
    Hatzistergos, M.
    Tang, T.
    Loesing, R.
    Chen, X.
    Jaeger, D.
    Zhuang, H.
    Chen, J.
    Yan, W.
    Kanarsky, T.
    Chowdhury, M.
    Haetty, Jens
    Schepis, D.
    Chudzik, M.
    Theon, V-Y
    Samavedam, S.
    Narayanan, V.
    Sherony, M.
    Lindsay, R.
    Steegen, A.
    Divakaruni, R.
    Khare, M.
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 90 - 92
  • [2] Dielectric breakdown in a 45 nm high-k/metal gate process technology
    Prasad, C.
    Agostinelli, M.
    Auth, C.
    Brazier, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Jopling, J.
    Kavalieros, J.
    Kotlyar, R.
    Kuhn, M.
    Kuhn, K.
    Maiz, J.
    McIntyre, B.
    Metz, M.
    Mistry, K.
    Pae, S.
    Rachmady, W.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 667 - +
  • [3] Simulation Study of Dominant Statistical Variability Sources in 32-nm High-κ/Metal Gate CMOS
    Wang, Xingsheng
    Roy, Gareth
    Saxod, Olivier
    Bajolet, Aurelie
    Juge, Andre
    Asenov, Asen
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (05) : 643 - 645
  • [4] High-performance high-κ/Metal gates for 45nm CMOS and beyond with gate-first processing
    Chudzik, M.
    Doris, B.
    Mo, R.
    Sleight, J.
    Cartier, E.
    Dewan, C.
    Park, D.
    Bu, H.
    Natzle, W.
    Yan, W.
    Ouyang, C.
    Henson, K.
    Boyd, D.
    Callegari, S.
    Carter, R.
    Casarotto, D.
    Gribelyuk, M.
    Hargrove, M.
    He, W.
    Kim, Y.
    Linder, B.
    Moumen, N.
    Paruchuri, V. K.
    Stathis, J.
    Steen, M.
    Vayshenker, A.
    Wang, X.
    Zafar, S.
    Ando, T.
    Iijimas, R.
    Takayanagi, M.
    Narayanan, V.
    Wise, R.
    Zhang, Y.
    Divakaruni, R.
    Khare, M.
    Chen, T. C.
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 194 - +
  • [5] Double-Gate CMOS evaluation for 45nm technology node
    Chiang, MH
    An, JX
    Krivokapic, Z
    Yu, B
    NANOTECH 2003, VOL 2, 2003, : 326 - 329
  • [6] AC Device Variability in High-κ Metal-Gate CMOS Technology
    Jenkins, Keith A.
    Balakrishnan, Karthik
    Lee, Dongsoo
    Narayanan, Vijay
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 13 - 16
  • [7] Impact of flash annealing on performance and reliability of high-κ/metal-gate MOSFETs for sub-45nm CMOS
    Kalra, Pankaj
    Majhi, Prashant
    Heh, Dawei
    Bersuker, Gennadi
    Young, Chadwin
    Vora, Nikhil
    Harris, Rusty
    Kirsch, Paul
    Choi, Rino
    Chang, Man
    Lee, Joonmyoung
    Hwang, Hyunsang
    Tseng, Hsing-Huang
    Jammy, Rajarao
    Liu, Tsu-Jae King
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 353 - +
  • [8] Design optimization of gate-silicided ESD NMOSFETs in a 45 nm bulk CMOS technology
    Alvarez, David
    Chatty, Kiran
    Russ, Christian
    Abou-Khalil, Michel J.
    Li, Junjun
    Gauthier, Robert
    Esmark, Kai
    Halbach, Ralph
    Seguin, Christopher
    MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1417 - 1423
  • [9] High-performance bulk CMOS technology for 65/45 nm nodes
    Sugii, T
    SOLID-STATE ELECTRONICS, 2006, 50 (01) : 2 - 9
  • [10] High performance 30 nm gate bulk CMOS for 45 nm node with Σ-shaped SiGe-SD
    Ohta, H
    Kim, Y
    Shimamune, Y
    Sakuma, T
    Hatada, A
    Katakami, A
    Soeda, T
    Kawamura, K
    Kokura, H
    Morioka, H
    Watanabe, T
    Oh, J
    Hayami, Y
    Ogura, J
    Mori, T
    Tamura, N
    Kojima, M
    Sugii, T
    Hashimoto, K
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 247 - 250