Wafer Level Statistical Evaluation of the Proton Radiation Hardness of a High-κ Dielectric/Metal Gate 45 nm Bulk CMOS Technology

被引:1
|
作者
Claeys, C. [1 ,2 ]
Iacovo, S. [1 ,3 ]
Kobayashi, D. [4 ,5 ]
Mercha, A. [1 ]
Griffoni, A. [1 ]
Roussel, Ph [1 ]
Crupi, F. [6 ]
Simoen, E. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept EE, B-3001 Heverlee, Belgium
[3] Katholieke Univ Leuven, Dept Phys Semicond, B-3001 Heverlee, Belgium
[4] ISAS, JAXA, Ayase, Kanagawa 252, Japan
[5] OSRAM, Ctr Competence Outdoor Lighting, I-31100 Treviso, Italy
[6] Univ Calabria, DEIS, I-87036 Cosenza, Italy
来源
HIGH PURITY SILICON 12 | 2012年 / 50卷 / 05期
关键词
D O I
10.1149/05005.0213ecst
中图分类号
O7 [晶体学];
学科分类号
0702 ; 070205 ; 0703 ; 080501 ;
摘要
Although scaled down technologies may suffer from statistical parameter fluctuations caused by process variability, they are potentially radiation hard from a total-dose perspective. Therefore, the proton radiation hardness of a high-kappa/metal gate 45 nm CMOS technology is studied using wafer level testing on 300 mm wafers. Attention is given to the correlation between pre-and post-radiation parameter variations. It is demonstrated that both the preirradiation process variability and the radiation-induced variability of the parameters have to be taken into account. For devices with a capping layer, the type of dielectric layer has an impact on the radiation-induced trapping mechanisms.
引用
收藏
页码:213 / 222
页数:10
相关论文
共 50 条
  • [41] BTI reliability of 45 nm high-k plus metal-gate process technology
    Pae, S.
    Agostinelli, M.
    Brazie, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Kavalieros, J.
    Kuhn, K.
    Kuhn, M.
    Maiz, J.
    Metz, M.
    Mistry, K.
    Prasad, C.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Thomas, J.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 352 - +
  • [42] High speed 45nm gate length CMOSFETs integrated into a 90nm bulk technology incorporating strain engineering
    Chan, V
    Rengarajan, R
    Rovedo, N
    Jin, W
    Hook, T
    Nguyen, P
    Chen, J
    Nowak, E
    Chen, XD
    Lea, D
    Chakravarti, A
    Ku, V
    Yang, S
    Steegen, A
    Baiocco, C
    Shafer, P
    Ng, H
    Huang, SF
    Wann, C
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 77 - 80
  • [43] Radiation hardness evaluation of a 130 nm SiGe BiCMOS technology for high energy physics applications
    Diez, S.
    Clark, T.
    Grillo, A. A.
    Kononenko, W.
    Martinez-McKinney, F.
    Newcomer, F. M.
    Norgren, M.
    Rescia, S.
    Spencer, E.
    Spieler, H.
    Ullan, M.
    Wilder, M.
    JOURNAL OF INSTRUMENTATION, 2013, 8
  • [44] Effects of Random Work Function Fluctuations in Nanoszied Metal Grains on Electrical Characteristic of 16 nm High-κ/Metal Gate Bulk FinFETs
    Cheng, Hui-Wen
    Chiu, Yung-Yueh
    Li, Yiming
    NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 30 - 33
  • [45] RF and broadband noise investigation in High-k/Metal Gate 28-nm CMOS bulk transistor
    Danneville, F.
    Poulain, L.
    Tagro, Y.
    Lepilliet, S.
    Dormieu, B.
    Gloria, D.
    Scheer, P.
    Dambrine, G.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (5-6) : 736 - 747
  • [46] Dielectric-Semiconductor Interface for High-k Gate Dielectrics for sub-16nm CMOS Technology
    Misra, D.
    Bhuyian, M. N.
    Ding, Y.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 95 - 98
  • [47] Design of down conversion ring mixer using 45 nm Metal gate High-K Strained-Si CMOS Technology for RF applications
    Chaturvedi, Abhay
    MATERIALS TODAY-PROCEEDINGS, 2021, 37 : 835 - 839
  • [48] 45nm gate length bulk/PD-SOI CMOS transistors with low gate leakage current for high speed and low power applications
    Yang, CK
    Chen, TF
    Liang, CS
    Chen, TJ
    Chang, TC
    Cheng, LW
    Lin, HS
    Li, G
    Wu, DY
    Chen, JK
    Chien, SC
    Sun, SW
    Cheek, J
    Michael, M
    Wu, D
    Fisher, P
    Wristers, D
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 415 - 418
  • [49] Random Work Function Induced DC Characteristic Fluctuation in 16-nm High-κ/Metal Gate Bulk and SOI FinFETs
    Su, Hsin-Wen
    Chen, Yu-Yu
    Chen, Chieh-Yang
    Cheng, Hui-Wen
    Chang, Han-Tung
    Li, Yiming
    NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 31 - 34
  • [50] 55nm high mobility SiGe(:C) pMOSFETs with HfO2 gate dielectric and TiN metal gate for advanced CMOS
    Weber, O
    Ducroquet, F
    Ernst, T
    Andrieu, F
    Damlencourt, JF
    Hartmann, JM
    Guillaumot, B
    Papon, AM
    Dansas, H
    Brévard, L
    Toffoli, A
    Besson, P
    Martin, F
    Morand, Y
    Deleonibus, S
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 42 - 43