Multi-CPU architecture speeds ray tracing

被引：0
|
作者：
Gauvin, Michael [1 ]
Scott, Donald [1 ]
机构：
[1] Photon Engn, Tucson, AZ 85711 USA
来源：
LASER FOCUS WORLD | 2007年 / 43卷 / 03期
关键词：
D O I：
暂无
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
收藏
页码：49 / +
页数：3
相关论文
共 50 条
  • [31] Towards the Transparent Execution of Compound OpenCL Computations in Multi-CPU/Multi-GPU Environments
    Soldado, Fabio
    Alexandre, Fernando
    Paulino, Herve
    EURO-PAR 2014: PARALLEL PROCESSING WORKSHOPS, PT I, 2014, 8805 : 177 - 188
  • [32] Time Performance Analysis of Multi-CPU and Multi-GPU in Big Data Clustering Computation
    Adiyoso, Widiarto
    Krisnadhi, Adila
    Wibisono, Ari
    Purbarani, Sumarsih Condroayu
    Saraswati, Anindhita Dwi
    Putri, Annissa Fildzah Rafi
    Saladdin, Ibad Rahadian
    Anwar, S. Reyneta Carissa
    2018 INTERNATIONAL WORKSHOP ON BIG DATA AND INFORMATION SECURITY (IWBIS), 2018, : 113 - 116
  • [33] Fraction Execution Resolver Using a Hybrid Multi-CPU/GPU Encoding Scheme
    Papaioannou, Georgios I.
    Koziri, Maria
    Loukopoulos, Thanasis
    Anagnostopoulos, Ioannis
    ELECTRONICS, 2023, 12 (17)
  • [34] Tumbler: An Effective Load-Balancing Technique for Multi-CPU Multicore Systems
    Pusukuri, Kishore Kumar
    Gupta, Rajiv
    Bhuyan, Laxmi N.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 12 (04)
  • [35] Mapping Streaming Applications on Commodity Multi-CPU and GPU On-Chip Processors
    Vilches, Antonio
    Navarro, Angeles
    Asenjo, Rafael
    Corbera, Francisco
    Gran, Ruben
    Garzaran, Maria J.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (04) : 1099 - 1115
  • [36] An efficient implementation of fair load balancing over multi-CPU SOC architectures
    Kornaros, G
    Orphanoudakis, T
    Zervos, N
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 197 - 203
  • [37] Reducing memory requirements through task recomputation in embedded multi-CPU systems
    Koc, H.
    Tosun, S.
    Ozturk, O.
    Kandemir, M.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 448 - +
  • [38] A Heterogeneous System Based on Latent Semantic Analysis Using GPU and Multi-CPU
    Leon-Paredes, Gabriel A.
    Barbosa-Santillan, Liliana I.
    Sanchez-Escobar, Juan J.
    SCIENTIFIC PROGRAMMING, 2017, 2017
  • [39] SIMULATION OF A MACRO-PIPELINED MULTI-CPU EVENT PROCESSOR FOR USE IN FASTBUS
    LETHEREN, MF
    MARCHIORO, A
    SLORACH, F
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (05) : 1597 - 1601
  • [40] Shot boundary detection using Zernike moments in multi-GPU multi-CPU architectures
    Toharia, Pablo
    Robles, Oscar D.
    Suarez, Ricardo
    Luis Bosque, Jose
    Pastor, Luis
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2012, 72 (09) : 1127 - 1133
12345