Interconnect Customization for a Hardware Fabric

被引:5
|
作者
Mehta, Gayatri [1 ]
Stander, Justin
Baz, Mustafa
Hunsaker, Brady
Jones, Alex K. [1 ]
机构
[1] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA
关键词
Design; Experimentation; Standardization; Verification; Reconfigurable; hardware fabric; low-energy; computer-aided design; architecture; demonstrable;
D O I
10.1145/1455229.1455240
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article describes several multiplexer-based interconnection strategies designed to improve energy consumption of stripe-based coarse-grain reconfigurable fabrics. Application requirements for the architecture as well as two dense subgraphs are extracted from a suite of signal and image processing benchmarks. These statistics are used to drive the strategy of the composition of multiplexer-based interconnect. The article compares interconnects that are fully connected between stripes, those with a cardinality of 8: 1 to 4: 1, and extensions that provide a 5: 1 cardinality, limited 6: 1 cardinality, and hybrids between 5: 1 and 3: 1 cardinalities. Additionally, dedicated vertical routes are considered replacing some computational units with dedicated pass-gates. Using a fabric interconnect model (FIM) written in XML, we demonstrate that fabric instances and mappers can be automatically generated using a Web-based design flow. Upon testing these instances, we found that using an 8: 1 cardinality interconnect with 33% of the computational units replaced with dedicated pass-gates provided the best energy versus mappability tradeoff, resulting in a 50% energy improvement over fully connected rows and 20% energy improvement over an 8: 1 cardinality interconnect without dedicated vertical routes.
引用
收藏
页数:32
相关论文
共 50 条
  • [41] Nb-based superconducting silicon interconnect fabric for cryogenic electronics
    Yang, Yu-Tao
    Hu, Chaowei
    Zhang, Peng
    Shakoorzadeh, Niloofar
    Ni, Ni
    Wang, Kang L.
    Iyer, Subramanian S.
    QUANTUM SCIENCE AND TECHNOLOGY, 2021, 6 (02):
  • [42] Dynamic Thermal Management Of Silicon Interconnect Fabric Using Flash Cooling
    Shah, Ujash
    Mogera, Umesha
    Ambhore, Pranav
    Vaisband, Boris
    Iyer, Subramanian S.
    Fisher, Timothy S.
    PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1228 - 1233
  • [43] Demonstration of Superconducting Interconnects on the Silicon Interconnect Fabric Using Thermocompression Bonding
    Yang, Yu-Tao
    Hu, Chaowei
    Green, Jazmine
    Zhang, Peng
    Shakoorzadeh, Niloofar
    Ambhore, Pranav
    Mogera, Umesha
    Ni, Ni
    Wang, Kang L.
    Iyer, Subramanian S.
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1861 - 1866
  • [44] Silicon interconnect fabric: A versatile heterogeneous integration platform for AI systems
    Iyer, S. S.
    Jangam, S.
    Vaisband, B.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2019, 63 (06)
  • [45] Apps with Hardware: Enabling Run-time Architectural Customization in Smart Phones
    Coughlin, Michael
    Ismail, Ali
    Keller, Eric
    PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, 2016, : 621 - 634
  • [46] Hardware compilation of application-specific memory-access interconnect
    Venkataramani, G
    Bjerregaard, T
    Chelcea, T
    Goldstein, SC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 756 - 771
  • [47] RTL Interconnect Obfuscation By Polymorphic Switch Boxes For Secure Hardware Generation
    Chakraborty, Haimanti
    Vemuri, Ranga
    2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
  • [48] Design Framework for FPGA-based Hardware Accelerators with Heterogeneous Interconnect
    Cuong Pham-Quoc
    PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 148 - 153
  • [49] INTERCONNECT SPACE OF MULTIBUS II SIMPLIFIES HARDWARE/SOFTWARE USE.
    Finger, Roger
    Computer Technology Review, 1987, 7 (13): : 24 - 25
  • [50] HARDWARE AND INTERCONNECT DEVICES - KEYS TO TODAYS HIGH-DENSITY PACKAGING
    SNIGIER, P
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1976, 21 (22): : 192 - 194