Interconnect Customization for a Hardware Fabric

被引:5
|
作者
Mehta, Gayatri [1 ]
Stander, Justin
Baz, Mustafa
Hunsaker, Brady
Jones, Alex K. [1 ]
机构
[1] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA
关键词
Design; Experimentation; Standardization; Verification; Reconfigurable; hardware fabric; low-energy; computer-aided design; architecture; demonstrable;
D O I
10.1145/1455229.1455240
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article describes several multiplexer-based interconnection strategies designed to improve energy consumption of stripe-based coarse-grain reconfigurable fabrics. Application requirements for the architecture as well as two dense subgraphs are extracted from a suite of signal and image processing benchmarks. These statistics are used to drive the strategy of the composition of multiplexer-based interconnect. The article compares interconnects that are fully connected between stripes, those with a cardinality of 8: 1 to 4: 1, and extensions that provide a 5: 1 cardinality, limited 6: 1 cardinality, and hybrids between 5: 1 and 3: 1 cardinalities. Additionally, dedicated vertical routes are considered replacing some computational units with dedicated pass-gates. Using a fabric interconnect model (FIM) written in XML, we demonstrate that fabric instances and mappers can be automatically generated using a Web-based design flow. Upon testing these instances, we found that using an 8: 1 cardinality interconnect with 33% of the computational units replaced with dedicated pass-gates provided the best energy versus mappability tradeoff, resulting in a 50% energy improvement over fully connected rows and 20% energy improvement over an 8: 1 cardinality interconnect without dedicated vertical routes.
引用
收藏
页数:32
相关论文
共 50 条
  • [21] Hybrid Interconnect Design for Heterogeneous Hardware Accelerators
    Cuong Pham-Quoc
    Heisswolf, Jan
    Werner, Stephan
    Al-Ars, Zaid
    Becker, Juergn
    Bertels, Koen
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 843 - 846
  • [22] Generating interconnect models from prototype hardware
    Angelotti, FW
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 396 - 403
  • [23] Integrating an Interconnect BIST with Crosstalk Avoidance Hardware
    Akhsham, Mahsa
    Navabi, Zainalabedin
    2021 IEEE 27TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2021,
  • [24] Routing aware switch hardware customization for networks on chips
    Meloni, Paolo
    Murali, Srinivasan
    Carta, Salvatore
    Camplani, Massimo
    Raffo, Luigi
    De Micheli, Giovanni
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 24 - 28
  • [25] Integration and Characterization of InP Die on Silicon Interconnect Fabric
    Sorensen, Eric
    Vaisband, Boris
    Jangam, SivaChandra
    Shirley, Tim
    Iyer, Subramanian S.
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 543 - 549
  • [26] An Intra-Server Interconnect Fabric for Heterogeneous Computing
    曹政Zheng Cao
    刘小丽
    李强
    刘小兵
    王展
    安学军
    JournalofComputerScienceandTechnology, 2014, 29 (06) : 976 - 988
  • [27] An Intra-Server Interconnect Fabric for Heterogeneous Computing
    Cao, Zheng
    Liu, Xiao-Li
    Li, Qiang
    Liu, Xiao-Bing
    Wang, Zhan
    An, Xue-Jun
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2014, 29 (06) : 976 - 988
  • [28] An Intra-Server Interconnect Fabric for Heterogeneous Computing
    Zheng Cao
    Xiao-Li Liu
    Qiang Li
    Xiao-Bing Liu
    Zhan Wang
    Xue-Jun An
    Journal of Computer Science and Technology, 2014, 29 : 976 - 988
  • [29] GreenBus -: A generic interconnect fabric for transaction level modelling
    Klingauf, Wolfgang
    Guenzel, Robert
    Bringmann, Oliver
    Parfuntseu, Pavel
    Burton, Mark
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 905 - +
  • [30] Implementing an efficient system-level interconnect fabric
    不详
    ELECTRONICS WORLD, 2007, 113 (1855): : 18 - 22