The Scaling Issues of Subnanometer EOT Gate Dielectrics for the Ultimate Nano CMOS Technology

被引：0

作者：

Zhang, J. ^{[1
]}

Wong, H. ^{[1
]}

Filip, V. ^{[2
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Univ Bucharest, Fac Phys, 405 Atomistilor Str,POB MG 11, Magurele 077125, Romania

来源：

2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL) | 2017年

关键词：

BAND OFFSETS; LANTHANUM; TRANSISTORS; STABILITY; DEFECTS; SILICON; FUTURE; OXIDES; LAYERS; FILMS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An overview of the state-of-the art of the ongoing research on high-k gate dielectrics for the advanced nano-CMOS technology is presented. The most promising high-k candidates for next-generation MOS devices are highlighted. The associated performance degradation and the scaling limitations of these high-k materials are also discussed and emerging solutions and optimization schemes for the subnanometer equivalent oxide thickness (EOT) technology are proposed.

引用

页码：49 / 54

页数：6

共 50 条

[41] Role of F+19 Implantation to Grow Multiple Gate Oxides for Nano-CMOS Technology
Sharma, Satinder K.
Prasad, B.
Kumar, Dinesh
Rajkumar
AFRICAN REVIEW OF PHYSICS, 2008, 2 : 101 - 101
[42] Role of F+19 Implantation to Grow Multiple Gate Oxides For Nano-CMOS Technology
Sharma, Satinder K.
Prasad, B.
Kumar, Dinesh
Rajkumar
AFRICAN REVIEW OF PHYSICS, 2009, 3 (01): : 7 - 10
[43] Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cells
Abbas, Zia
Olivieri, Mauro
MICROELECTRONICS JOURNAL, 2014, 45 (02) : 179 - 195
[44] Impact of physical and electrical thickness scaling on the reliability of plasma-nitrided gate dielectrics in a 90 nm SOI manufacturing technology
Geilenkeuser, R
Wieczorek, K
Mantei, T
Graetsch, F
Herrmann, L
Weidner, JO
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2005, 118 (1-3): : 50 - 54
[45] Modeling, Simulation and Implementation of a Passive Mixer in 130nm CMOS Technology and Scaling Issues for Future Technologies
Komoni, Krenar
Sonkusale, Sameer
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 410 - 413
[46] Extending gate dielectric scaling limit by NO oxynitride: Design and process issues for sub-100 nm technology
Fujiwara, M
Takayanagi, M
Shimizu, T
Toyoshima, Y
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 227 - 230
[47] Critical Process Features Enabling Aggressive Contacted Gate Pitch Scaling for 3nm CMOS Technology and Beyond
Chang, Chih-Hao
Chang, V. S.
Pan, K. H.
Lai, K. T.
Lu, J. H.
Ng, J. A.
Chen, C. Y.
Wu, B. F.
Lin, C. J.
Liang, C. S.
Tsao, C. P.
Mor, Y. S.
Li, C. T.
Lin, T. C.
Hsieh, C. H.
Chen, P. N.
Hsu, H. H.
Chen, J. H.
Chen, H. F.
Yeh, J. Y.
Chiang, M. C.
Lin, C. Y.
Liaw, J. J.
Wang, C. H.
Lee, S. B.
Chen, C. C.
Lin, H. J.
Chen, R.
Chen, K. W.
Chui, C. O.
Yeo, Y. C.
Huang, K. B.
Lee, T. L.
Tsai, M. H.
Chen, K. S.
Lu, Y. C.
Jang, S. M.
Wu, S. -Y.
2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
[48] Materials and processing issues in the development of N2O/NO-based ultra thin oxynitride gate dielectrics for CMOS ULSI applications
Kim, BY
Wristers, D
Kwong, DL
MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 188 - 200
[49] Gate Length Scaling of High-k Vertical MOSFET toward 20nm CMOS Technology and beyond
Sasaki, Takeshi
Endoh, Tetsuo
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
[50] DEEP-SUBMICROMETER CMOS TECHNOLOGY WITH REOXIDIZED OR ANNEALED NITRIDED-OXIDE GATE DIELECTRICS PREPARED BY RAPID THERMAL-PROCESSING
HORI, T
AKAMATSU, S
ODAKE, Y
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (01) : 118 - 126

← 1 2 3 4 5 →