The Scaling Issues of Subnanometer EOT Gate Dielectrics for the Ultimate Nano CMOS Technology

被引：0

作者：

Zhang, J. ^{[1
]}

Wong, H. ^{[1
]}

Filip, V. ^{[2
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Univ Bucharest, Fac Phys, 405 Atomistilor Str,POB MG 11, Magurele 077125, Romania

来源：

2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL) | 2017年

关键词：

BAND OFFSETS; LANTHANUM; TRANSISTORS; STABILITY; DEFECTS; SILICON; FUTURE; OXIDES; LAYERS; FILMS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An overview of the state-of-the art of the ongoing research on high-k gate dielectrics for the advanced nano-CMOS technology is presented. The most promising high-k candidates for next-generation MOS devices are highlighted. The associated performance degradation and the scaling limitations of these high-k materials are also discussed and emerging solutions and optimization schemes for the subnanometer equivalent oxide thickness (EOT) technology are proposed.

引用

页码：49 / 54

页数：6

共 50 条

[31] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
Andreas Kerber
MRS Advances, 2017, 2 (52) : 2973 - 2982
[32] Rapid thermal processing of high dielectric constant gate dielectrics for sub 70 nm silicon CMOS technology
Fakhruddin, M
Singh, R
Poole, KF
Kar, S
10TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2002, 2002, : 89 - 91
[33] Challenges and performance limitations of high-k and oxynitride gate dielectrics for 90/65 nm CMOS technology
Tan, S. Y.
MICROELECTRONICS JOURNAL, 2007, 38 (6-7) : 783 - 786
[34] Inelastic Electron Tunneling Spectroscopy (IETS) Study of Ultra-thin Gate Dielectrics for Advanced CMOS Technology
Ma, T. P.
SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 545 - 561
[35] Effects of high-κ (HfO2) gate dielectrics in double-gate and cylindrical-nanowire FETs scaled to the ultimate technology nodes
Gnani, Elena
Reggiani, Susanna
Rudan, Massimo
Baccarani, Giorgio
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (01) : 90 - 96
[36] A 1.2V, 0.1μm gate length CMOS technology:: Design and process issues
Rodder, M
Hattangady, S
Yu, N
Shiau, W
Nicollian, P
Laaksonen, T
Chao, CP
Mehrotra, M
Lee, C
Murtaza, S
Aur, S
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 623 - 626
[37] Integration of TmSiO/HfO2 Dielectric Stack in Sub-nm EOT High-k/Metal Gate CMOS Technology
Litta, Eugenio Dentoni
Hellstrom, Per-Erik
Ostling, Mikael
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 934 - 939
[38] Self-Aligned Gate Contact (SAGC) for CMOS technology scaling beyond 7nm
Xie, Ruilong
Park, Chanro
Conti, Richard
Robison, Robert
Zhou, Huimei
Saraf, Isha
Carr, Adra
Fan, Susan Su Chen
Ryan, Kevin
Belyansky, Michael
Pancharatnam, Shanti
Young, Albert
Wang, Junli
Greene, Andrew
Cheng, Kangguo
Li, Juntao
Conte, Richard
Tang, Hao
Choi, Kisik
Amanapu, Hari
Peethala, Brown
Muthinti, Raja
Raymond, Mark
Prindle, Christopher
Liang, Yong
Tsai, Stan
Kamineni, Vimal
Labonte, Andre
Cave, Nigel
Gupta, Dinesh
Basker, Veeraraghavan
Loubet, Nicolas
Guo, Dechao
Haran, Bala
Knorr, Andreas
Bu, Huiming
2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T148 - T149
[39] Parameter extraction using novel phenomena in nano-MOSFETs with ultra-thin (EOT=0.46-1.93 nm) high-K gate dielectrics
Kar, S
THIN SOLID FILMS, 2006, 504 (1-2) : 178 - 182
[40] Dielectric-Semiconductor Interface for High-k Gate Dielectrics for sub-16nm CMOS Technology
Misra, D.
Bhuyian, M. N.
Ding, Y.
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 95 - 98

← 1 2 3 4 5 →