共 50 条
- [41] A review of common receive-end adaptive equalization schemes and algorithms for a high-speed serial backplane Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 149 - 153
- [42] Blind equalization of multiple FIR channels using filter banks with H∞ optimization 2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 2741 - 2744
- [43] High-speed FIR digital filter with CSD coefficients implemented on FPGA PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 7 - 8
- [44] Implementation of high-speed up/down conversion FIR filter on FPGA Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2005, 20 (02): : 166 - 169
- [45] A 128 Gb/s 7-Tap FIR Filter in 130 nm SiGe BiCMOS for High-Speed Channel Equalization IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2023, 33 (02): : 169 - 172
- [46] High speed data transmission with a modal filter PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH ENERGY PHYSICS EXPERIMENTS 2017, 2017, 10445
- [47] A 0.18μm CMOS transceiver design for high-speed backplane data communications 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1158 - 1161
- [49] CHANNEL EQUALIZATION FOR VERY HIGH-SPEED DIGITAL DATA COMMUNICATION IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (02): : 116 - 119