FIR filter optimization using bit-edge equalization in high-speed backplane data transmission

被引:5
|
作者
Zhang, Lei [1 ]
Kwasniewski, Tadeusz [1 ]
机构
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
关键词
Equalizers; Intersymbol interference (ISI); Jitter; Least-mean-square methods (LMS); Pulse amplitude modulation (PAM);
D O I
10.1016/j.mejo.2009.06.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A unique bit-edge equalization (BEE) method for mitigating intersymbol interference (0) in high-speed backplane applications is presented. Using a least-mean-square (LMS) adaptive algorithm as a receiver (RX) error convergence engine, the proposed BEE method aims to optimize the bit-edge amplitudes by equalizing only the edges of data bits with an adjustment of the sampling points where the error information is collected. This adjustment of sampling points in turn changes the error information and affects filter coefficients for pulse amplitude modulation. As a result, the channel's far-end 3-level bit-edge eye diagrams can be optimized. This proposed BEE method employs transmitter (TX) pre-coding in conjunction with TX pre-emphasis using a symbol-spaced FIR (SSF) filter. In this work, a detailed analytical comparison of the proposed BEE transceiver architecture with the conventional NRZ bit-centre equalization (BCE) and duobinary transceiver architectures is presented. The simulation results demonstrate that at 10+ Gbps data rates, the proposed BEE is the most effective method for mitigating ISI in relatively high-loss channels. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1449 / 1457
页数:9
相关论文
共 50 条
  • [31] Optimization of Joint Equalization of High-Speed Signals using Bayesian Machine Learning
    Dikhaminjia, N.
    Tsintsadze, G.
    Kiguradze, Z.
    He, J.
    Tsiklauri, M.
    Drewniak, J.
    Chada, A.
    Mutnury, B.
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 48 - 52
  • [32] Design and implementation of a high-speed programmable polyphase FIR filter
    Xiong, CH
    Chen, H
    Zhong, SN
    Wang, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 783 - 787
  • [33] Design of a High-Speed Digital FIR Filter Based on FPGA
    Xu, Guosheng
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4571 - 4577
  • [34] Demonstration of high-speed transmission through waveguide-embedded optical backplane
    Ahn, Seung-Ho
    Cho, In-Kui
    Han, Sang-Pil
    Yoon, Keun Byoung
    Lee, Man-Seop
    OPTICAL ENGINEERING, 2006, 45 (08)
  • [35] Design of high-speed FIR filter with Distributed Parallel Structure
    Lei, Mengxue
    Ma, Zhongsong
    2016 IEEE INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2016, : 511 - 514
  • [36] A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm
    Meher, Pramod K.
    Maheshwari, Megha
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 121 - 124
  • [37] FPGA High-Speed Data Transmission Based on Bit Self-revised Technique
    Wang, Bo
    Zhang, Zhongjin
    Zhou, Lang
    Xiang, Mei
    COMMUNICATIONS, SIGNAL PROCESSING, AND SYSTEMS, 2019, 463 : 1286 - 1290
  • [38] SYNCHRONOUS HIGH-SPEED DATA TRANSMISSION
    KUHLWETTER, J
    ELECTRONICS LETTERS, 1971, 7 (18) : 562 - +
  • [39] HIGH-SPEED PRINTER FOR DATA TRANSMISSION
    MODEKI, T
    MATSUMOT.M
    JAPAN TELECOMMUNICATIONS REVIEW, 1970, 12 (03): : 188 - &
  • [40] Multi-Objective Optimum Design of High-Speed Backplane Connector Using Particle Swarm Optimization
    Yu, Wenjie
    Zeng, Zhi
    Peng, Bei
    Yan, Shuo
    Huang, Yueshuang
    Jiang, Hai
    Li, Xunbo
    Fan, Tao
    IEEE ACCESS, 2018, 6 : 35182 - 35193