FIR filter optimization using bit-edge equalization in high-speed backplane data transmission

被引：5
|
作者：
Zhang, Lei [1 ]
Kwasniewski, Tadeusz [1 ]
机构：
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
来源：
MICROELECTRONICS JOURNAL | 2009年 / 40卷 / 10期
关键词：
Equalizers; Intersymbol interference (ISI); Jitter; Least-mean-square methods (LMS); Pulse amplitude modulation (PAM);
D O I：
10.1016/j.mejo.2009.06.003
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A unique bit-edge equalization (BEE) method for mitigating intersymbol interference (0) in high-speed backplane applications is presented. Using a least-mean-square (LMS) adaptive algorithm as a receiver (RX) error convergence engine, the proposed BEE method aims to optimize the bit-edge amplitudes by equalizing only the edges of data bits with an adjustment of the sampling points where the error information is collected. This adjustment of sampling points in turn changes the error information and affects filter coefficients for pulse amplitude modulation. As a result, the channel's far-end 3-level bit-edge eye diagrams can be optimized. This proposed BEE method employs transmitter (TX) pre-coding in conjunction with TX pre-emphasis using a symbol-spaced FIR (SSF) filter. In this work, a detailed analytical comparison of the proposed BEE transceiver architecture with the conventional NRZ bit-centre equalization (BCE) and duobinary transceiver architectures is presented. The simulation results demonstrate that at 10+ Gbps data rates, the proposed BEE is the most effective method for mitigating ISI in relatively high-loss channels. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1449 / 1457
页数：9
相关论文
共 50 条
  • [21] Design and optimization of multi-tap DFE for high-speed backplane data communications
    Li, M
    Wang, SJ
    Chen, J
    Kwasniewski, T
    2005 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2005, : 601 - 604
  • [22] Bayesian Optimization for High-Speed Channel Equalization
    Kiguradze, Zurab
    Dikhaminjia, Nana
    Tsiklauri, Mikheil
    He, Jiayi
    Mutnury, Bhyrav
    Chada, Arun
    Drewniak, James
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [23] A Reconfigurable High-speed Spiral FIR Filter Architecture
    Figuli, Shalina Percy Delicia
    Figuli, Peter
    Becker, Juergen
    2017 40TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2017, : 532 - 537
  • [24] A high-speed, programmable, CSD coefficient fir filter
    Tang, ZW
    Zhang, J
    Min, H
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (04) : 834 - 837
  • [25] Design-Space Exploration of Backplane Receivers with High-Speed ADCs and Digital Equalization
    Chung, Hayun
    Wei, Gu-Yeon
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 555 - 558
  • [26] A high-speed, programmable, CSD coefficient FIR filter
    Tang, ZW
    Zhang, ZP
    Zhang, J
    Min, H
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 397 - 400
  • [27] Crosstalk equalization for high-speed digital transmission systems
    Won, HC
    Im, GH
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (03) : 1063 - 1072
  • [28] Transmission line based FIR structures for high speed adaptive equalization
    Tiruvuru, Rajesh
    Pavan, Shanthi
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1051 - +
  • [29] Optimization of Equalization Architecture for the High-speed Serial Communication
    Zhang, Mingke
    Hu, Qingsheng
    2015 IEEE 9TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2015, : 6 - 9
  • [30] DECISION-DIRECTED DIGITAL ADAPTIVE EQUALIZATION TECHNIQUE FOR HIGH-SPEED DATA TRANSMISSION
    LENDER, A
    IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1970, CO18 (05): : 625 - &
12345