Detection of electron trap generation due to constant voltage stress on high-k gate stacks

被引：20

作者：

Young, C. D. ^{[1
]}

Nadkarni, S. ^{[1
]}

Heh, D. ^{[4
]}

Harris, H. R. ^{[2
]}

Choi, R. ^{[1
]}

Peterson, J. J. ^{[1
]}

Sim, J. H. ^{[1
]}

Krishnan, S. A. ^{[1
]}

Barnett, J. ^{[1
]}

Vogel, E. ^{[4
]}

Lee, B. H. ^{[3
]}

Zeitzoff, P. ^{[1
]}

Brown, G. A. ^{[1
]}

Bersuker, G. ^{[1
]}

机构：

[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA

[2] AMD, Sunnyvale, CA USA

[3] IBM Corp, Armonk, NY USA

[4] Natl Inst Stand & Technol, Gaithersburg, MD 20899 USA

来源：

2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL | 2006年

关键词：

high-k; trap generation; charge pumping; trapped charge;

D O I：

10.1109/RELPHY.2006.251211

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Positive constant voltage stress combined with charge pumping (CP) measurements was applied to study trap generation phenomena in SiO2/HfO2/TiN stacks. Using the analysis for frequency-dependent CP data developed to address depth profiling of the electron traps, we have determined that the voltage stress-induced generation of the defects contributing to threshold voltage instability in high-kappa gate stacks occurs primarily within the interfacial SiO2 layer (IL) on the as-grown "precursor" defects most likely caused by the overlaying HfO2 layer. These results point to the IL as a major focus for reliability improvement of high-kappa stacks.

引用

页码：169 / +

页数：3

共 50 条

[1] Electron trap generation in high-k gate stacks by constant voltage stress
Young, Chadwin D.
Heh, Dawei
Nadkarni, Suvid V.
Choi, Rino
Peterson, Jeff J.
Barnett, Joel
Lee, Byoung Hun
Bersuker, Gennadi
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (02) : 123 - 131
[2] Detection of trap generation in high-κ gate stacks due to constant voltage stress
Young, C. D.
Heh, D.
Choi, R.
Peterson, J. J.
Barnett, J.
Lee, B. H.
Zeitzoff, P.
Brown, G. A.
Bersuker, G.
2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 111 - +
[3] Extraction of Trap Parameters for High-K Gate Stacks
Kar, S.
Rawat, S.
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 111 - 120
[4] Electron energy dependence of defect generation in high-k gate stacks
O'Connor, Robert
Pantisano, Luigi
Degraeve, Robin
Kauerauf, Thomas
Kaczer, Ben
Roussel, Phillipe
Groeseneken, Guido
JOURNAL OF APPLIED PHYSICS, 2008, 103 (06)
[5] Detection of trap generation in high-κ gate stacks
Young, CD
Heh, D
Nadkarni, S
Choi, R
Peterson, JJ
Harris, HR
Sim, JH
Krishnan, SA
Barnett, J
Vogel, E
Lee, BH
Zeitzoff, P
Brown, GA
Bersuker, G
2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 79 - 83
[6] Threshold voltage instabilities in high-k gate dielectric stacks
Zafar, S
Kumar, A
Gusev, E
Cartier, E
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 45 - 64
[7] Measurement of the interface trap and dielectric charge density in high-k gate stacks
Neugroschel, A
Bersuker, G
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 109 - 112
[8] Degradation in MOSFET Multi-Stack High-k Gate Dielectrics Due to Hot Carrier and Constant Voltage Stress
Celik-Butler, Zeynep
Rahman, M. Shahriar
DIELECTRICS FOR NANOSYSTEMS 4: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING, 2010, 28 (02): : 273 - 286
[9] Analysis of injection current with electron temperature for high-K gate stacks
Ohkura, Y
Takashino, H
Wakahara, S
Nishi, K
SISPAD 2002: INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2002, : 239 - 242
[10] Analysis of injection current with electron temperature for high-K gate stacks
Ohkura, Y
Takashino, H
Wakahara, S
Nishi, K
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (03) : 325 - 329

← 1 2 3 4 5 →