Diagnostic test generation for arbitrary faults

被引:0
|
作者
Bhatti, Naresh K. [1 ]
Blanton, R. D. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA
来源
2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2 | 2006年
关键词
fault diagnosis; VLSI testing; ATPG;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is now generally accepted that the stuck-at fault model is no longer sufficient for many manufacturing test activities. Consequently, diagnostic test pattern generation based solely on distinguishing stuck-at faults is unlikely to achieve the resolution required for emerging fault types. In this work we describe a new diagnostic ATPG implementation that uses a generalized fault model. It can be easily used in arty diagnosis framework to refine diagnostic resolution for complex defects. For various types of faults that include, for example, bridge, transition, and transistor stuck-open, we show that diagnostic resolution can be significantly enhanced over a traditional diagnostic test set aimed only at stuck-at faults. Finally, we illustrate the use of our diagnostic ATPG to distinguish faults derived from a state-of-the-art diagnosis flow based on layout.
引用
收藏
页码:559 / +
页数:4
相关论文
共 50 条
  • [41] Test pattern generation for power supply droop faults
    Mitra, D
    Bhattacharjee, S
    Sur-Kolay, S
    Bhattacharya, BB
    Zachariah, ST
    Kundu, S
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 343 - 348
  • [42] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    Becker, B
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 160 - 165
  • [43] Diagnostic Test Sets with Increased Switching Activity for Transition Faults
    Pomeranz, Irith
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (01) : 133 - 140
  • [44] New Targets for Diagnostic Test Generation
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 3035 - 3043
  • [45] Diagnostic test generation for sequential circuits
    Yu, XM
    Wu, J
    Rudnick, EM
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 225 - 234
  • [46] A method of test generation for path delay faults using stuck-at fault test generation algorithms
    Ohtake, S
    Ohtani, K
    Fujiwara, H
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 310 - 315
  • [47] Application of Preselection of Test Subsequences in Sequential Test Generation for Functional Delay Faults
    Bareisa, E.
    Jusas, V.
    Motiejunas, K.
    Seinauskas, R.
    Motiejunas, L.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2012, 118 (02) : 33 - 37
  • [48] On the Use of Functional Test Generation in Diagnostic Test Generation for Synchronous Sequential Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 174 (04) : 83 - 93
  • [49] Permanent Faults on LIN Networks: On-line Test Generation
    Vaskova, A.
    Portela-Garcia, M.
    Garcia-Valderas, M.
    Lopez-Ongil, C.
    Reorda, M. Sonza
    PROCEEDINGS OF THE 2014 IEEE 20TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2014, : 176 - 181
  • [50] LFSR-Based Test Generation for Path Delay Faults
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (02) : 345 - 353