Compact analytical threshold-voltage model of nanoscale fully depleted strained-Si on silicon-germanium-on-insulator (SGOI) MOSFETs

被引:52
|
作者
Venkataraman, Vivek
Nawal, Susheel
Kumar, M. Jagadesh
机构
[1] Indian Institute of Technology, New Delhi 110 016, Hauz Khas
关键词
nanoscale; short-channel effects; silicon-germanium-on-insulator (SGOI); simulation; strain; strained-SOI MOSFET; threshold voltage; 2-D modeling;
D O I
10.1109/TED.2006.890369
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a physically based analytical threshold-voltage model is developed for nanoscale strained-Si on silicon-germanium-on-insulator MOSFETs for the first time, taking into account short-channel effects. The model is derived by solving the 2-D Poisson equation in strained-Si and SiGe layers. The effects of various important device parameters like strain (Ge mole fraction in the SiGe layer), body doping, gate workfunction, strained-Si thin film and SiGe layer thickness, etc., has been considered. We have demonstrated that increasing strain in order to enhance device performance can lead to undesirable threshold-voltage rolloff. The model is found to agree well with the 2-D simulation results.
引用
收藏
页码:554 / 562
页数:9
相关论文
共 50 条
  • [41] An Analytical Surface Potential Modeling of Fully-Depleted Symmetrical Double-Gate (DG) Strained-Si MOSFETs Including the Effect of Interface Charges
    Sarangi, S.
    Santra, A.
    Bhushan, S.
    Krishna, Gopi S.
    Dubey, Sarvesh
    Tiwari, P. K.
    2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
  • [42] An Analytical Model for the Threshold Voltage of Short-Channel Double-Material-Gate (DMG) MOSFETs with a Strained-Silicon (s-Si) Channel on Silicon-Germanium (SiGe) Substrates
    Bhushan, Shiv
    Sarangi, Santunu
    Krishna, Gopi S.
    Santra, Abirmoya
    Dubey, Sarvesh
    Tiwari, Pramod Kumar
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (04) : 367 - 380
  • [43] A 2-D ANALYTIC MODEL FOR THE THRESHOLD-VOLTAGE OF FULLY DEPLETED SHORT GATE-LENGTH SI-SOI MESFETS
    HOU, CS
    WU, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (12) : 2156 - 2162
  • [44] An Analytical Subthreshold Swing Model for fully-depleted MOSFETs with vertical Gaussian profile fabricated on modified silicon-on-insulator wafers
    Huixiang Huang
    Sufen Wei
    Jinyan Pan
    Wenbin Xu
    Qiang Mei
    Jinhai Chen
    Li Geng
    Zhengxuan Zhang
    Chi-Cheng Chen
    Microsystem Technologies, 2021, 27 : 1295 - 1303
  • [45] An Analytical Subthreshold Swing Model for fully-depleted MOSFETs with vertical Gaussian profile fabricated on modified silicon-on-insulator wafers
    Huang, Huixiang
    Wei, Sufen
    Pan, Jinyan
    Xu, Wenbin
    Mei, Qiang
    Chen, Jinhai
    Geng, Li
    Zhang, Zhengxuan
    Chen, Chi-Cheng
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1295 - 1303
  • [46] A simplified 2-D analytic model for the threshold-voltage of fully depleted short gate-length Si-SOI MESFET's
    Cao, JG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) : 1314 - 1315
  • [47] Two-dimensional analytical threshold voltage model of nanoscale fully depleted SOI MOSFET with electrically induced S/D extensions
    Kumar, MJ
    Orouji, AA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1568 - 1575
  • [48] ANALYTICAL 2-DIMENSIONAL MODELING FOR POTENTIAL DISTRIBUTION AND THRESHOLD VOLTAGE OF THE SHORT-CHANNEL FULLY DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET
    AGGARWAL, V
    KHANNA, MK
    SOOD, R
    HALDAR, S
    GUPTA, RS
    SOLID-STATE ELECTRONICS, 1994, 37 (08) : 1537 - 1542
  • [49] Analytic modeling of potential and threshold voltage for short-channel thin-body fully depleted silicon-on-insulator MOSFETs with a vertical Gaussian doping profile
    Wei, Sufen
    Zhang, Guohe
    Shao, Zhibiao
    Huang, Huixiang
    Geng, Li
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (10)
  • [50] Compact Analytical Threshold Voltage Model of Strained Gate-All-Around MOSFET Fabricated on Si1-xGex Virtual Substrate
    Zhang, Yefei
    Li, Zunchao
    Wang, Chuang
    Liang, Feng
    IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (02): : 302 - 307