Compact analytical threshold-voltage model of nanoscale fully depleted strained-Si on silicon-germanium-on-insulator (SGOI) MOSFETs

被引:52
|
作者
Venkataraman, Vivek
Nawal, Susheel
Kumar, M. Jagadesh
机构
[1] Indian Institute of Technology, New Delhi 110 016, Hauz Khas
关键词
nanoscale; short-channel effects; silicon-germanium-on-insulator (SGOI); simulation; strain; strained-SOI MOSFET; threshold voltage; 2-D modeling;
D O I
10.1109/TED.2006.890369
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a physically based analytical threshold-voltage model is developed for nanoscale strained-Si on silicon-germanium-on-insulator MOSFETs for the first time, taking into account short-channel effects. The model is derived by solving the 2-D Poisson equation in strained-Si and SiGe layers. The effects of various important device parameters like strain (Ge mole fraction in the SiGe layer), body doping, gate workfunction, strained-Si thin film and SiGe layer thickness, etc., has been considered. We have demonstrated that increasing strain in order to enhance device performance can lead to undesirable threshold-voltage rolloff. The model is found to agree well with the 2-D simulation results.
引用
收藏
页码:554 / 562
页数:9
相关论文
共 50 条
  • [21] Threshold voltage analytical model of fully depleted strained Si single Halo silicon-on-insulator metal-oxide semiconductor field effect transistor
    Xin Yan-Hui
    Liu Hong-Xia
    Fan Xiao-Jiao
    Zhuo Qing-Qing
    ACTA PHYSICA SINICA, 2013, 62 (10)
  • [22] A simple 2D analytical threshold voltage model for fully depleted short-channel silicon-on-insulator MOSFETs
    Chang, KM
    Wang, HP
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (12) : 1397 - 1405
  • [23] Analytical drain current model of nanoscale strained-Si/SiGe MOSFETs for analog circuit simulation
    Kumar, M. Jagadesh
    Venkataraman, Vivek
    Nawal, Susheel
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 189 - +
  • [24] Analytical modelling of threshold voltage for underlap Fully Depleted Silicon-On-Insulator MOSFET
    Sharma, Rajneesh
    Rana, Ashwani K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (02) : 286 - 296
  • [25] Unified analytical threshold voltage model for non-uniformly doped dual metal gate fully depleted silicon-on-insulator MOSFETs
    Rao, Rathnamala
    Katti, Guruprasad
    Havaldar, Dnyanesh S.
    DasGupta, Nandita
    DasGupta, Amitava
    SOLID-STATE ELECTRONICS, 2009, 53 (03) : 256 - 265
  • [26] A two-dimensional analytical model of fully depleted asymmetrical dual material gate double-gate strained-Si MOSFETs
    Li Jin
    Liu Hongxia
    Yuan Bo
    Cao Lei
    Li Bin
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (04)
  • [27] Fully Depleted Strained Silicon-on-Insulator p-MOSFETs With Recessed and Embedded Silicon-Germanium Source/Drain
    Baudot, Sophie
    Andrieu, Francois
    Weber, Olivier
    Perreau, Pierre
    Damlencourt, Jean-Francois
    Barnola, Sebastien
    Salvetat, Thierry
    Tosti, Lucie
    Brevard, Laurent
    Lafond, Dominique
    Eymery, Joel
    Faynot, Olivier
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1074 - 1076
  • [28] A Compact Analytical Threshold-Voltage Model for Surrounding-Gate MOSFETs With Interface Trapped Charges
    Te-Kuang, Chiang
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (08) : 788 - 790
  • [29] Temperature dependent model for threshold voltage and subthreshold slope of strained-Si channel MOSFETs with a polysilicon gate
    Biswas, Abhijit
    Bhattacherjee, Swagata
    MICROELECTRONICS RELIABILITY, 2014, 54 (08) : 1527 - 1533
  • [30] Analytical Modeling of Threshold Voltage of Ion-Implanted Strained-Si-on-Insulator (SSOI) MOSFETs
    Rawat, Gopal
    Goel, Ekta
    Kumar, Sanjay
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2014, 9 (03) : 442 - 448