Gate first band edge high-k/metal stacks with EOT=0.74nm for 22nm node nFETs

被引：2

作者：

Huang, J. ^{[1
]}

Kirsch, P. D. ^{[1
]}

Hussain, M. ^{[1
]}

Heh, D. ^{[1
]}

Sivasubramani, P. ^{[1
]}

Young, C. ^{[1
]}

Gilmer, D. C. ^{[1
]}

Park, C. S. ^{[1
]}

Tan, Y. N. ^{[1
]}

Park, C. ^{[1
]}

Harris, H. R. ^{[2
]}

Majhi, P. ^{[3
]}

Bersuker, G. ^{[1
]}

Lee, B. H. ^{[1
]}

Tseng, H. -H. ^{[1
]}

Jammy, R. ^{[4
]}

机构：

[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA

[2] AMD, Sunnyvale, CA USA

[3] Intel, Santa Clara, CA USA

[4] IBM Corp, New York, NY USA

来源：

2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM | 2008年

关键词：

D O I：

10.1109/VTSA.2008.4530842

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate for the first time a gate first high-k/metal gate (MG) nFET with EOT=0.74nm (T-inv=1.15mn), low V-t =0.30V, high performance [I-on/I-off=1310(mu A/um) at 100(nA/um)], low leakage (> 200x reduction vs. SiO2/PolySi) and good PBTI. Low-k interface layer scaling and high-k La-doping enable this desirable EOT and V-t. SiON/HfLaSiON can give similar interface quality as SiO2/HfSiON. Device performance was further improved 5% by strain engineering.

引用

页码：152 / +

页数：2

共 50 条

[31] Recent advances and current challenges in the search for high mobility band-edge high-k/metal gate stacks
Narayanan, V.
Paruchuri, V. K.
Cartier, E.
Linder, B. P.
Bojarczuk, N.
Guha, S.
Brown, S. L.
Wang, Y.
Copel, M.
Chen, T. C.
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 1853 - 1856
[32] LASER anneal to enable ultimate CMOS scaling with PMOS band edge metal gate/high-K stacks
Gilmer, D. C.
Schaeffer, J. K.
Taylor, W. J.
Spencer, G.
Triyoso, D. H.
Raymond, M.
Roan, D.
Smith, J.
Capasso, C.
Hegde, R. I.
Samavedam, S. B.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 351 - +
[33] W versus Co-al as gate fill-metal for aggressively scaled replacement high-k/metal gate devices for (sub-)22nm technology nodes
Veloso, Anabela
Chew, Soon Aik
Schram, Tom
Dekkers, Harold
Van Ammel, Annemie
Witters, Thomas
Tielens, Hilde
Heylen, Nancy
Devriendt, Katia
Sebaai, Farid
Brus, Stephan
Ragnarsson, Lars-Ake
Pantisano, Luigi
Eneman, Geert
Carbonell, Laure
Richard, Olivier
Favia, Paola
Geypen, Jef
Bender, Hugo
Higuchi, Yuichi
Phatak, Anup
Thean, Aaron
Horiguchi, Naoto
Japanese Journal of Applied Physics, 2013, 52 (4 PART 2)
[34] High performance pMOSFETs using Si/Si1-xGex/Si quantum wells with high-k/metal gate stacks and additive uniaxial strain for 22 nm technology node
Suthram, S.
Majhi, P.
Sun, G.
Kalra, P.
Harris, H. R.
Choi, K. J.
Heh, D.
Oh, J.
Kelly, D.
Choi, R.
Cho, B. J.
Hussain, M. M.
Smith, C.
Banerjee, S.
Tsai, W.
Thompson, S. E.
Tseng, H. H.
Jammy, R.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 727 - +
[35] Application of Advanced Atomic Layer Deposition for Understanding and Control of VTH and EOT in Metal/High-k Gate Stacks
Toriumi, Akira
Nabatame, Toshihide
Ota, Hiroyuki
ATOMIC LAYER DEPOSITION APPLICATIONS 4, 2008, 16 (04): : 69 - +
[36] Integration of TmSiO/HfO2 Dielectric Stack in Sub-nm EOT High-k/Metal Gate CMOS Technology
Litta, Eugenio Dentoni
Hellstrom, Per-Erik
Ostling, Mikael
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 934 - 939
[37] Device Scaling of High Performance MOSFET with Metal Gate High-K at 32nm Technology Node and Beyond
Wang, Xinlin
Shahidi, Ghavam
Oldiges, Phil
Khare, Mukesh
SISPAD: 2008 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2008, : 309 - +
[38] Transistor mismatch in 32 nm high-k metal-gate process
Yuan, X.
Shimizu, T.
Mahalingam, U.
Brown, J. S.
Habib, K.
Tekleab, D. G.
Su, T. -C.
Satadru, S.
Olsen, C. M.
Lee, H.
Pan, L. -H.
Hook, T. B.
Han, J. -P.
Park, J. -E.
Na, M. -H.
Rim, K.
ELECTRONICS LETTERS, 2010, 46 (10) : 708 - U66
[39] High Performance 22/20nm FinFET CMOS Devices with Advanced High-K/Metal Gate Scheme
Wu, C. C.
Lin, D. W.
Keshavarzi, A.
Huang, C. H.
Chan, C. T.
Tseng, C. H.
Chen, C. L.
Hsieh, C. Y.
Wong, K. Y.
Cheng, M. L.
Li, T. H.
Lin, Y. C.
Yang, L. Y.
Lin, C. P.
Hou, C. S.
Lin, H. C.
Yang, J. L.
Yu, K. F.
Chen, M. J.
Hsieh, T. H.
Peng, Y. C.
Chou, C. H.
Lee, C. J.
Huang, C. W.
Lu, C. Y.
Yang, F. K.
Chen, H. K.
Weng, L. W.
Yen, P. C.
Wang, S. H.
Chang, S. W.
Chuang, S. W.
Gan, T. C.
Wu, T. L.
Lee, T. Y.
Huang, W. S.
Huang, Y. J.
Tseng, Y. W.
Wu, C. M.
Ou-Yang, Eric
Hsu, K. Y.
Lin, L. T.
Wang, S. B.
Kwok, T. M.
Su, C. C.
Tsai, C. H.
Huang, M. J.
Lin, H. M.
Chang, A. S.
Liao, S. H.
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[40] Dielectric breakdown in a 45 nm high-k/metal gate process technology
Prasad, C.
Agostinelli, M.
Auth, C.
Brazier, M.
Chau, R.
Dewey, G.
Ghani, T.
Hattendorf, M.
Hicks, J.
Jopling, J.
Kavalieros, J.
Kotlyar, R.
Kuhn, M.
Kuhn, K.
Maiz, J.
McIntyre, B.
Metz, M.
Mistry, K.
Pae, S.
Rachmady, W.
Ramey, S.
Roskowski, A.
Sandford, J.
Thomas, C.
Wiegand, C.
Wiedemer, J.
2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 667 - +

← 1 2 3 4 5 →