Gate first band edge high-k/metal stacks with EOT=0.74nm for 22nm node nFETs

被引：2
|
作者：
Huang, J. [1 ]
Kirsch, P. D. [1 ]
Hussain, M. [1 ]
Heh, D. [1 ]
Sivasubramani, P. [1 ]
Young, C. [1 ]
Gilmer, D. C. [1 ]
Park, C. S. [1 ]
Tan, Y. N. [1 ]
Park, C. [1 ]
Harris, H. R. [2 ]
Majhi, P. [3 ]
Bersuker, G. [1 ]
Lee, B. H. [1 ]
Tseng, H. -H. [1 ]
Jammy, R. [4 ]
机构：
[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA
[2] AMD, Sunnyvale, CA USA
[3] Intel, Santa Clara, CA USA
[4] IBM Corp, New York, NY USA
来源：
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM | 2008年
关键词：
D O I：
10.1109/VTSA.2008.4530842
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We demonstrate for the first time a gate first high-k/metal gate (MG) nFET with EOT=0.74nm (T-inv=1.15mn), low V-t =0.30V, high performance [I-on/I-off=1310(mu A/um) at 100(nA/um)], low leakage (> 200x reduction vs. SiO2/PolySi) and good PBTI. Low-k interface layer scaling and high-k La-doping enable this desirable EOT and V-t. SiON/HfLaSiON can give similar interface quality as SiO2/HfSiON. Device performance was further improved 5% by strain engineering.
引用
收藏
页码：152 / +
页数：2
相关论文
共 50 条
  • [41] Defect Reduction for 20nm High-k Metal Gate Technology
    Charbois, Vincent
    Lebreton, Julie
    Savoye, Mylene
    Labonne, Eric
    Labourier, Antoine
    Dumont, Benjamin
    Lenox, Chet
    von Den Hoff, Mike
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 14 - 18
  • [42] 32nm Gate-First High-k/Metal-Gate Technology for High Performance Low Power Applications
    Diaz, C. H.
    Goto, K.
    Huang, H. T.
    Yasuda, Yuri
    Tsao, C. P.
    Chu, T. T.
    Lu, W. T.
    Chang, Vincent
    Hou, Y. T.
    Chao, Y. S.
    Hsu, P. F.
    Chen, C. L.
    Lin, K. C.
    Ng, J. A.
    Yang, W. C.
    Chen, C. H.
    Peng, Y. H.
    Chen , C. J.
    Chen, C. C.
    Yu, M. H.
    Yeh, L. Y.
    You, K. S.
    Chen, K. S.
    Thei, K. B.
    Lee, C. H.
    Yang, S. H.
    Cheng, J. Y.
    Huang, K. T.
    Liaw, J. J.
    Ku, Y.
    Jang, S. M.
    Chuang, H.
    Liang, M. S.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 629 - 632
  • [43] Analytical modeling of the gate tunneling leakage for the determination of adequate high-k dielectrics in double-gate SOI MOSFETs at the 22 nm node
    Darbandy, Ghader
    Ritzenthaler, Romain
    Lime, Francois
    Garduno, Ivan
    Estrada, Magali
    Cerdeira, Antonio
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1083 - 1087
  • [44] Non-Volatile Wideband Frequency Tuning of a Ring-Oscillator by Charge Trapping in High-k Gate Dielectric in 22nm CMOS
    Nouri, Sepideh
    Iyer, Subramanian S.
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (01) : 110 - 113
  • [45] Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
    Li, Zhen
    Niu, Guofu
    Liang, Qingqing
    Imura, Kimihiko
    ELECTRONICS, 2015, 4 (03): : 614 - 622
  • [46] High performance 70 nm gate length germanium-on-insulator pMOSFET with high-k/metal gate
    Romanjek, K.
    Hutin, L.
    Le Royer, C.
    Pouydebasque, A.
    Jaud, M. -A.
    Tabone, C.
    Augendre, E.
    Sanchez, L.
    Hartmann, J. -M.
    Grampeix, H.
    Mazzocchi, V.
    Soliveres, S.
    Truche, R.
    Clavelier, L.
    Scheiblin, P.
    Garros, X.
    Reimbold, G.
    Vinet, M.
    Boulanger, F.
    Deleonibus, S.
    SOLID-STATE ELECTRONICS, 2009, 53 (07) : 723 - 729
  • [47] 28nm FDSOI high-K metal gate CD variability investigation
    Desvoivres, L.
    Gouraud, P.
    Le Gratiet, B.
    Bouyssou, R.
    Ranica, R.
    Gallon, C.
    Thomas, I.
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING III, 2014, 9054
  • [48] RF Power Potential of High-k Metal Gate 28 nm CMOS Technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gaquiere, C.
    Gloria, D.
    2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 181 - 184
  • [49] Scaling of 32nm Low Power SRAM with High-K Metal Gate
    Yang, H. S.
    Wong, R.
    Hasumi, R.
    Gao, Y.
    Kim, N. S.
    Lee, D. H.
    Badrudduza, S.
    Nair, D.
    Ostermayr, M.
    Kang, H.
    Zhuang, H.
    Li, J.
    Kang, L.
    Chen, X.
    Thean, A.
    Arnaud, F.
    Zhuang, L.
    Schiller, C.
    Sun, D. P.
    Teh, Y. W.
    Wallner, J.
    Takasu, Y.
    Stein, K.
    Samavedam, S.
    Jaeger, D.
    Baiocco, C. V.
    Sherony, M.
    Khare, M.
    Lage, C.
    Pape, J.
    Sudijono, J.
    Steegen, A. L.
    Stiffler, S.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 233 - +
  • [50] From strain to high-k/metal gate - the 65-45 nm transition
    James, Dick
    2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 76 - 81
12345