Dynamic Study of the Gate of an n-MOS Microfluidic Transistor for Computational Microfluidics

被引:0
|
作者
Franco, Emilio [1 ]
Perdigones, Francisco [1 ]
Luque, Antonio [1 ]
Manuel Quero, Jose [1 ]
机构
[1] Univ Seville, Elect Engn Dept, Seville, Spain
来源
2017 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE) | 2017年
关键词
Bimembrane structure; MEMS; micro fluidic transistors; POSITIVE GAIN; MEMS; MICROVALVE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports for the first time the concept of maximum working frequency of the nMOS microfluidic transistor, commenting the importance of this value on the operation of the device for computational microfluidics. The main component of the microfluidic transistors is the gate, that is, the structure where the actuation takes place. For nMOS microfluidic transistors, this part is a microstructure which includes two membranes, namely, a small membrane and large membrane, linked each other by a column. The natural frequencies of the gate have to be known in order to avoid undesired behaviors. In this paper, a numerical dynamic analysis using Finite Element Method is performed in order to obtain the natural frequencies of this kind of structures, and specially the effects of those results in the whole behavior of the nMOS microfluidic transistor. The study is performed using the parameters of a fabricated microfluidic transistor, where the microstructure of the gate was correctly designed using SU-8 as material. The results show the first natural frequencies at about 4.15 kHz. This value is proposed as maximum working frequency of that particular microfluidic transistor.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] A STUDY OF N-MOS NATURAL TRANSISTOR FOR PASS TRANSISTOR LOGIC
    SRIVASTAVA, A
    PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1991, 126 (01): : K87 - K92
  • [2] ON THE DEVELOPMENT OF POLY GATE N-MOS TECHNOLOGY
    WADHAWAN, OP
    SRIVASTAVA, A
    RUNTHALA, DP
    SHAKHAWAT, SS
    ANDHARE, PN
    DWIVEDI, VK
    KHOKLE, WS
    MICROELECTRONICS AND RELIABILITY, 1985, 25 (03): : 437 - 445
  • [3] The N-MOS transistor as a low-temperature thermometer
    DelaHidalga, FJ
    Gutierrez, EA
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON LOW TEMPERATURE ELECTRONICS AND HIGH TEMPERATURE SUPERCONDUCTIVITY, 1997, 97 (02): : 387 - 394
  • [4] Study of lifetime prediction of N-MOS transistor due to hot carrier effect
    Ahmad, Ibrahim
    Kornain, Zainudin
    Idros, Mohd Faizul Md
    2006 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2006, : 298 - +
  • [5] Gate Grounded n-MOS Sensibility to Ionizing Dose
    Borel, T.
    Michez, A.
    Furic, S.
    Leduc, E.
    Boch, J.
    Touboul, A.
    Azais, B.
    Danzeca, S.
    Dusseau, L.
    2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 16 - 19
  • [6] N-MOS CHIPS TOP GAAS IN GATE DELAYS
    HAMILTON, P
    ELECTRONICS, 1980, 53 (27): : 40 - 41
  • [7] AN OPTIMIZED 0.3 MU-M N-MOS TRANSISTOR
    GUEGAN, G
    GAUTIER, J
    GUERIN, M
    DALZOTTO, B
    BUIGUEZ, F
    PHYSICA B & C, 1985, 129 (1-3): : 291 - 295
  • [8] Gate leakage current of a double gate N-MOS on (111) silicon - A quantum mechanical study
    Ahmed, Sabbir
    Ahsan-Ul-Alam
    Alam, Md. Kawsar
    Khosru, Quazi Deen Mohd
    2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 960 - 963
  • [9] PASS-TRANSISTOR NETWORKS OPTIMIZE N-MOS LOGIC
    WHITAKER, S
    ELECTRONICS, 1983, 56 (19): : 144 - 148
  • [10] The Influence of Gate Scaling to Electrical Characteristics on n-MOS FinFET
    Patchrasardtra, Nuttapong
    Pengchan, Weera
    2017 INTERNATIONAL CONFERENCE ON MECHANICAL, AERONAUTICAL AND AUTOMOTIVE ENGINEERING (ICMAA 2017), 2017, 108