A low-power unified arithmetic unit for programmable handheld 3-D graphics systems

被引：6
|
作者：
Nam, Byeong-Gyu [1 ]
Kim, Hyejung [1 ]
Yoo, Hoi-Jun [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept EECS, 373-1 Guseong Dong, Taejon 305701, South Korea
来源：
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年
关键词：
D O I：
10.1109/CICC.2006.320921
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low-power, area-efficient 128-bit multifunction arithmetic unit has been developed for programmable shaders for handheld 3-D graphics systems. It adopts the logarithmic number system (LNS) at the arithmetic core for the single cycle throughput and the small-size low-power unification of various complex arithmetic operations such as power, logarithm, trigonometric functions, vector multiplication, division, square root and inner product. An uneven 24-piecewise logarithmic conversion scheme is proposed with 0.8% of maximum conversion error. A 93K gate test chip is fabricated with 0.18-mu m CMOS technology. It operates at 210MHz with 15.3mW power consumption at 1.8V.
引用
收藏
页码：535 / 538
页数：4
相关论文
共 50 条
  • [41] A unified approach in the analysis of latches and flip-flops for low-power systems
    Stojanovic, V
    Oklobdzija, VG
    Bajwa, R
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 227 - 232
  • [42] A Low-Power, Programmable Analog Event Detector for Resource-Constrained Sensing Systems
    Rumberg, Brandon
    Graham, David W.
    Kulathumani, Vinod
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 338 - 341
  • [43] Low-complexity handheld 3-D scanner using a laser pointer
    Lee, Kyungme
    Lee, Yeonkyung
    Park, Doyoung
    Yoo, Hoon
    Transactions of the Korean Institute of Electrical Engineers, 2015, 64 (03): : 458 - 464
  • [44] Development of a-3-D graphics rendering engine with lighting acceleration for handheld multimedia systems
    Nam, BG
    Lee, MW
    Yoo, HJ
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (03) : 1020 - 1027
  • [45] A low-power content-adaptive texture mapping architecture for real-time 3D graphics
    Euh, J
    Chittamuru, J
    Burleson, W
    POWER-AWARE COMPUTER SYSTEMS, 2003, 2325 : 99 - 109
  • [46] Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform
    Verma, Shivam
    Kaushik, Brajesh Kumar
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1371 - 1376
  • [47] Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs
    Zhao, Xin
    Lewis, Dean L.
    Lee, Hsien-Hsin S.
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (05) : 732 - 745
  • [48] A Prototype PZT Matrix Transducer With Low-Power Integrated Receive ASIC for 3-D Transesophageal Echocardiography
    Chen, Chao
    Raghunathan, Shreyas B.
    Yu, Zili
    Shabanimotlagh, Maysam
    Chen, Zhao
    Chang, Zu-yao
    Blaak, Sandra
    Prins, Christian
    Ponte, Jacco
    Noothout, Emile
    Vos, Hendrik J.
    Bosch, Johan G.
    Verweij, Martin D.
    de Jong, Nico
    Pertijs, Michiel A. P.
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2016, 63 (01) : 47 - 59
  • [49] A 231-MHz, 2.18-mW 32-bit logarithmic arithmetic unit for fixed-point 3-D graphics system
    Kim, Hyejung
    Nam, Byeong-Gyu
    Sohn, Ju-Ho
    Woo, Jeong-Ho
    Yoo, Hoi-Jun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) : 2373 - 2381
  • [50] A low-power programmable DSP core architecture for 3G mobile terminals
    Kumura, T
    Ishii, D
    Ikekawa, M
    Kuroda, I
    Yoshida, M
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING, 2001, : 1017 - 1020
12345