A low-power unified arithmetic unit for programmable handheld 3-D graphics systems

被引：6

作者：

Nam, Byeong-Gyu ^{[1
]}

Kim, Hyejung ^{[1
]}

Yoo, Hoi-Jun ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept EECS, 373-1 Guseong Dong, Taejon 305701, South Korea

来源：

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年

关键词：

D O I：

10.1109/CICC.2006.320921

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-power, area-efficient 128-bit multifunction arithmetic unit has been developed for programmable shaders for handheld 3-D graphics systems. It adopts the logarithmic number system (LNS) at the arithmetic core for the single cycle throughput and the small-size low-power unification of various complex arithmetic operations such as power, logarithm, trigonometric functions, vector multiplication, division, square root and inner product. An uneven 24-piecewise logarithmic conversion scheme is proposed with 0.8% of maximum conversion error. A 93K gate test chip is fabricated with 0.18-mu m CMOS technology. It operates at 210MHz with 15.3mW power consumption at 1.8V.

引用

页码：535 / 538

页数：4

共 50 条

[31] A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation
Chen, Xianmin
Jha, Niraj K.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1649 - 1662
[32] A Low-Error and Rom-Free Logarithmic Arithmetic Unit for Embedded 3D Graphics Applications
Lin, Tsung-Ching
Chen, Shin-Kai
Liu, Chih-Wei
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[33] A Low-Error and Rom-Free Logarithmic Arithmetic Unit for Embedded 3D Graphics Applications
Lin, Tsung-Ching
Chen, Shin-Kai
Liu, Chih-Wei
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[34] LOW-COST 3-D GRAPHICS COME TO THE PC
MCLEOD, J
ELECTRONICS-US, 1994, 67 (08): : 2 - 2
[35] A Low-Power Analog Delay Line Using a Current-Splitting Method for 3-D Ultrasound Imaging Systems
Jeong, Ji-Yong
An, Jae-Sung
Jung, Sung-Jin
Hong, Seong-Kwan
Kwon, Oh-Kyong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (07) : 829 - 833
[36] HIGH-RADIX RESIDUE ARITHMETIC BASES FOR LOW-POWER DSP SYSTEMS
Kouretas, I.
Paliouras, V.
2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 693 - 698
[37] A high-efficiency vector interpolator using redundant CORDIC arithmetic in power-aware 3-D graphics rendering
Sung, Tze-Yun
Shieh, Yaw-Shih
Yu, Chun-Wang
Hsin, Hsi-Chin
SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2006, : 44 - +
[38] A smart energy management power supply unit for low-power IoT systems
Filios, Gabriel
Katsidimas, Ioannis
Nikoletseas, Sotiris
Souroulagkas, Alexandros
Spirakis, Paul
Tsenempis, Ioannis
16TH ANNUAL INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (DCOSS 2020), 2020, : 227 - 235
[39] NEW 3-D GRAPHICS ENGINES GIVE PCS WORKSTATION POWER
LOVERIA, G
BYTE, 1991, 16 (12): : 313 - &
[40] A comparison of a handheld minicomputer and an external graphics processing unit in performing 3D intraoral scans
Farook, Taseef Hasan
Dudley, James
JOURNAL OF PROSTHETIC DENTISTRY, 2025, 133 (02): : 568 - 574

← 1 2 3 4 5 →