Advanced Nano CMOS using Ge/III-V semiconductors for Low Power Logic LSIs

被引：0

作者：

Takagi, Shinichi ^{[1
]}

Takenaka, Mitsuru

机构：

[1] Univ Tokyo, Dept Elect Engn & Informat Syst, Sch Engn, Tokyo, Japan

来源：

2015 IEEE 15TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO) | 2015年

关键词：

MOSFET; Tunneling FET; Germanium; III-V semiconductors; Metal-Oxide-Semiconductor; Mobility; Interface states; FIELD-EFFECT TRANSISTORS; N-MOSFETS; SI; MOBILITY; S/D;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

CMOS utilizing high mobility Ge/III-V channels on Si substrates is expected to be one of the promising devices for high performance and low power advanced LSIs in the future, because of the enhanced carrier transport properties. In addition, Tunneling-FET (TFET) using Ge/III-V materials are regarded as one of the most important steep slope devices for the ultra-low power applications. Thus, the establishment of the device/process/integration technologies of Ge/III-V MOSFETs and TFETs for satisfying those device requirements is of the paramount importance. In this paper, we address channel, source/drain (S/D) and gate stack engineering for realizing these devices with emphasis on thin EOT and ultrathin body structures, which are mandatory in the future technology nodes.

引用

页码：654 / 658

页数：5

共 50 条

[31] Limits of Specific Contact Resistivity to Si, Ge and III-V Semiconductors Using Interfacial Layers
Shine, Gautam
Saraswat, Krishna C.
2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 69 - 72
[32] III-V field-effect transistors for low power digital logic applications
Datta, Suman
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2133 - 2137
[33] III-V Nanowire Transistors for Low-Power Logic Applications: A Review and Outlook
Zhang, Chen
Li, Xiuling
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 223 - 234
[34] III-V Compound Semiconductor Field Effect Transistors for Low Power Digital Logic
Datta, S.
Thathachary, A. V.
Liu, L.
Hwang, E.
Agrawal, A.
Agrawal, N.
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 3, 2013, 53 (03): : 3 - 14
[35] LOW-TEMPERATURE PD BONDING OF III-V SEMICONDUCTORS
TAN, IH
REAVES, C
HOLMES, AL
HU, EL
BOWERS, JE
DENBAARS, S
ELECTRONICS LETTERS, 1995, 31 (07) : 588 - 589
[36] ANION CORE-LEVEL REFLECTANCE SPECTRA IN GE AND III-V SEMICONDUCTORS
KELSO, SM
ASPNES, DE
BACHMANN, KJ
OLSON, CG
LYNCH, DW
BULLETIN OF THE AMERICAN PHYSICAL SOCIETY, 1981, 26 (03): : 422 - 422
[37] Ultimate Scaling of CMOS Logic Devices with Ge and III–V Materials
M. Heyns
W. Tsai
MRS Bulletin, 2009, 34 : 485 - 492
[38] Hexagonal binary decision diagram quantum circuit approach for ultra-low power III-V quantum LSIs
Hasegawa, H
Kasai, S
Sato, T
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1757 - 1768
[39] Studies of damage in low-power reactive-ion etching of III-V semiconductors
Rahman, M
Deng, LG
Wilkinson, CDW
van den Berg, JA
JOURNAL OF APPLIED PHYSICS, 2001, 89 (04) : 2096 - 2108
[40] The integration of Ge and III-V materials on GaAs and Si for Post CMOS applications
Chang, Edward Yi
Chang, Chia Hua
Tang, Shih Hsuan
Hai Dang Trinh
Kuo, Chien I.
Hsu, Ching Yi
Su, Yung Hsuan
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 715 - 720

← 1 2 3 4 5 →