Toward a systematic sensitivity analysis of on-chip power grids using factor analysis

被引：1

作者：

Andersson, Daniel A. ^{[1
]}

Svensson, Lars J. ^{[1
]}

Larsson-Edefors, Per ^{[1
]}

机构：

[1] Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden

来源：

2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS | 2007年

关键词：

D O I：

10.1109/SPI.2007.4512237

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a systematic way of performing sensitivity analysis on on-chip power distribution grids. By using factor analysis we are able to uncover correlations between power grid design variables and power supply noise. From our analysis of 300 different grids in a 65-nm process, we can identify which power grid design variables have both high correlation to and high impact on noise; the most important one being supply rail width.

引用

页码：155 / 158

页数：4

共 50 条

[1] Analysis and reduction of on-chip inductance effects in power supply grids
Lee, WH
Pant, S
Blaauw, D
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 131 - 136
[2] Thermal sensitivity analysis of on-chip interconnects
Fu, Guang-Cao
Tang, Min
Lu, Jia-Qing
Mao, Jun-Fa
ELECTRONICS LETTERS, 2014, 50 (11) : 797 - 798
[3] Fast Variational Analysis of On-Chip Power Grids by Stochastic Extended Krylov Subspace Method
Mi, Ning
Tan, Sheldon X. -D.
Cai, Yici
Hong, Xianlong
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (11) : 1996 - 2006
[4] Toward on-chip X-ray analysis
Greaves, ED
Manz, A
LAB ON A CHIP, 2005, 5 (04): : 382 - 391
[5] Modeling and Analysis on Radiation of On-Chip Power Ring
Wang, Yibin
Wang, Cexing
Su, Tao
2017 IEEE SIXTH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2017,
[6] Systematic Modeling of On-chip Power Grids with Decaps in TSV-based 3D Chip Integration
Oo, Zaw Zaw
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 575 - 578
[7] Sensitivity analysis for on-chip ΔI-noise simulation
Kemmler, B
Huber, A
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1819 - 1824
[8] Transient analysis of on-chip power distribution networks using equivalent circuit Modeling
Zhu, P
Cai, YC
Tan, SXD
Luo, ZY
Hong, XL
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 63 - 68
[9] An on-chip signal suppression countermeasure to power analysis attacks
Ratanpal, GB
Williams, RD
Blalock, TN
IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2004, 1 (03) : 179 - 189
[10] Frequency Domain Analysis of On-Chip Power Distribution Network
Batra, S.
Singh, P.
Kaushik, S.
Hashmi, M. S.
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,

← 1 2 3 4 5 →