Toward a systematic sensitivity analysis of on-chip power grids using factor analysis

被引：1

作者：

Andersson, Daniel A. ^{[1
]}

Svensson, Lars J. ^{[1
]}

Larsson-Edefors, Per ^{[1
]}

机构：

[1] Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden

来源：

2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS | 2007年

关键词：

D O I：

10.1109/SPI.2007.4512237

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a systematic way of performing sensitivity analysis on on-chip power distribution grids. By using factor analysis we are able to uncover correlations between power grid design variables and power supply noise. From our analysis of 300 different grids in a 65-nm process, we can identify which power grid design variables have both high correlation to and high impact on noise; the most important one being supply rail width.

引用

页码：155 / 158

页数：4

共 50 条

[11] Reliability analysis of pHEMT power amplifier with an on-chip linearizer
Yuan, J. -S.
Wang, Y.
Steighner, J.
Yen, H. -D.
Jang, S. -L.
Huang, G. -W.
Yeh, W. -K.
MICROELECTRONICS RELIABILITY, 2013, 53 (06) : 878 - 884
[12] Replacing global wires with an on-chip network: A power analysis
Heo, SM
Asanovic, K
ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 369 - 374
[13] On-chip logic analysis
Davis, S
Nuth, R
ELECTRONIC PRODUCTS MAGAZINE, 2000, : 11 - 12
[14] Microfluidic single-cell analysis-Toward integration and total on-chip analysis
Fung, Cheuk Wang
Chan, Shek Nga
Wu, Angela Ruohao
BIOMICROFLUIDICS, 2020, 14 (02)
[15] Theoretical Predictions of EM-induced Degradation in Test-Structures and On-Chip Power Grids with Analytical and Numerical Analysis
Sukharev, Valeriy
Kteyan, Armen
Choy, Jun-Ho
Chatterjee, Sandeep
Najm, Farid N.
2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
[16] Parallel Partitioning Based On-Chip Power Distribution Network Analysis Using Locality Acceleration
Zeng, Zhiyu
Li, Peng
Feng, Zhuo
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 776 - 781
[17] Sensitivity Factor for Power System Security Analysis Using LabVIEW
Souag, Slimane
Benhamida, Farid
Salhi, Yacine
Bendaoud, Abdelber
Gherbi, Fatima Zohra
PROCEEDINGS OF 2013 INTERNATIONAL RENEWABLE AND SUSTAINABLE ENERGY CONFERENCE (IRSEC), 2013, : 385 - 390
[18] On-chip electrochemical analysis system using nanoelectrodes and bioelectronic CMOS chip
Zhu, Xiaoshan
Ahn, Chong H.
IEEE SENSORS JOURNAL, 2006, 6 (05) : 1280 - 1286
[19] Power analysis of system-level on-chip communication architectures
Lahiri, K
Raghunathan, A
INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 236 - 241
[20] On-chip voltage regulator protecting against power analysis attacks
Telandro, Vincent
Malherbe, Alexandre
Barthelemy, Herve
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 507 - +

← 1 2 3 4 5 →