Fine grained 3D cache architecture using high density TSVs

被引：0
|
作者：
Miro-Panades, Ivan [1 ]
机构：
[1] CEA, LETI, MINATEC Grenoble, Grenoble, France
来源：
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：28
相关论文
共 50 条
  • [41] Faulty TSVs Identification in 3D IC Using Pre-bond Testing
    Maity, Dilip Kumar
    Roy, Surajit Kumar
    Giri, Chandan
    VLSI DESIGN AND TEST, 2017, 711 : 805 - 812
  • [42] LEVERAGING 2D AND 3D CUES FOR FINE-GRAINED OBJECT CLASSIFICATION
    Wang, Xiaolong
    Li, Robert
    Currey, Jon
    2016 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2016, : 1354 - 1358
  • [43] 3D Stacked Chip Technology Using Bottom-up Electroplated TSVs
    Chang, H. H.
    Shih, Y. C.
    Hsiao, Z. C.
    Chiang, C. W.
    Chen, Y. H.
    Chiang, K. N.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1177 - +
  • [44] Metallization of High Density TSVs using Super Inkjet Technology
    Khorramdel, Behnam
    Laurila, Mika Matti
    Mantysalo, Matti
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 41 - 45
  • [45] Exploring DRAM Last Level Cache for 3D Network-on-Chip Architecture
    Xu, Thomas Canhao
    Liljeberg, Pasi
    Tenhunen, Hannu
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4009 - +
  • [46] Fault Detection and Redundancy Design for TSVs in 3D ICs
    Hu, Sai
    Wang, Qin
    Guo, Zheng
    Xie, Jing
    Mao, Zhigang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [47] A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs
    Sun, Guangyu
    Dong, Xiangyu
    Xie, Yuan
    Li, Jian
    Chen, Yiran
    HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 239 - +
  • [48] 3D Cache Hierarchy Optimization
    Yavits, Leonid
    Morad, Amir
    Ginosar, Ran
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [49] HAL3D: Hierarchical Active Learning for Fine-Grained 3D Part Labeling
    Yu, Fenggen
    Qian, Yiming
    Gil-Ureta, Francisca
    Jackson, Brian
    Bennett, Eric
    Zhang, Hao
    2023 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION, ICCV, 2023, : 865 - 875
  • [50] Skybridge-3D-CMOS: A Fine-Grained 3D CMOS Integrated Circuit Technology
    Li, Mingyu
    Shi, Jiajun
    Rahman, Mostafizur
    Khasanvis, Santosh
    Bhat, Sachin
    Moritz, Csaba Andras
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (04) : 639 - 652
12345