3D Cache Hierarchy Optimization

被引：0

作者：

Yavits, Leonid ^{[1
]}

Morad, Amir ^{[1
]}

Ginosar, Ran ^{[1
]}

机构：

[1] Technion Israel Inst Technol, Dept Elect Engn, IL-32000 Haifa, Israel

来源：

2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC) | 2013年

关键词：

3D integration; Chip Multiprocessor; Cache Hierarchy; Analytical Performance Models; Resource Allocation Optimization;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

3D integration has the potential to improve the scalability and performance of Chip Multiprocessors (CMP). A closed form analytical solution for optimizing 3D CMP cache hierarchy is developed. It allows optimal partitioning of the cache hierarchy levels into 3D silicon layers and optimal allocation of area among cache hierarchy levels under constrained area and power budgets. The optimization framework is extended by incorporating the impact of multithreaded data sharing on the private cache miss rate. An analytical model for cache access time as a function of cache size and a number of 3D partitions is proposed and verified using CACTI simulation.

引用

页数：5

共 50 条

[1] Optimizing Communication and Capacity in a 3D Stacked Reconfigurable Cache Hierarchy
Madan, Niti
Zhao, Li
Muralimanohar, Naveen
Udipi, Aniruddha
Balasubramonian, Rajeev
Iyer, Ravishankar
Makineni, Srihari
Newell, Donald
HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 262 - +
[2] Cache Hierarchy Optimization
Yavits, Leonid
Morad, Amir
Ginosar, Ran
IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (02) : 69 - 72
[3] Optimization-based power and thermal management for dark silicon aware 3D chip multiprocessors using heterogeneous cache hierarchy
Asad, Arghavan
Ozturk, Ozcan
Fathy, Mahmood
Jahed-Motlagh, Mohammad Reza
MICROPROCESSORS AND MICROSYSTEMS, 2017, 51 : 76 - 98
[4] The Hierarchy of the 3D Genome
Gibcus, Johan H.
Dekker, Job
MOLECULAR CELL, 2013, 49 (05) : 773 - 782
[5] Exploiting Heterogeneity in Cache Hierarchy in Dark-Silicon 3D Chip Multi-Processors
Asad, Arghavan
Ozturk, Ozcan
Fathy, Mahmood
Jahed-Motlagh, Mohammad Reza
2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 314 - 321
[6] A hierarchy of cameras for 3D photography
Neumann, J
Fermüller, C
Aloimonos, Y
COMPUTER VISION AND IMAGE UNDERSTANDING, 2004, 96 (03) : 274 - 293
[7] A hierarchy of cameras for 3D photography
Neumann, J
Fermüller, C
Aloimonos, Y
FIRST INTERNATIONAL SYMPOSIUM ON 3D DATA PROCESSING VISUALIZATION AND TRANSMISSION, 2002, : 2 - 11
[8] Lighting the Dark-Silicon 3D Chip Multi-Processors by Exploiting Heterogeneity in Cache Hierarchy
Sadeghi, Ashkan
Raahemifar, Kaamran
Fathy, Mahmood
Asad, Arghavan
2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 182 - 186
[9] A new processor design based on 3D cache
Yi, Lei
Shan, Guangbao
Liu, Song
Xie, Chengmin
PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 261 - 265
[10] Dynamic Cache Pooling in 3D Multicore Processors
Zhang, Tiansheng
Meng, Jie
Coskun, Ayse K.
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2015, 12 (02)

← 1 2 3 4 5 →