EMC performance analysis of a Processor/Memory System using PCB and Package-On-Package

被引：0
|
作者：
Sicard, Etienne [1 ]
Boyer, Alexandre [1 ]
Fernandez-Lopez, Priscila [2 ]
Zhou, An [3 ]
Marier, Nicolas [2 ]
Lafon, Frederic [2 ]
机构：
[1] Univ Toulouse, INSA, 135 Av Rangueil, F-31077 Toulouse, France
[2] VALEO GEEDS, F-94046 Creteil, France
[3] VALEO, F-93000 Bobigny, France
来源：
2015 10TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS | 2015年
关键词：
Signal integrity; EMC; Microcontroller and memory; PoP; Equivalent bus model; Near-Field Scan; IBIS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the signal integrity (SI) and Electromagnetic Compatibility (EMC) performance of System-On-Chip (SoC) and stacked memory using Package-On-Package (PoP) technology is investigated. The reconfiguration of the IC-EMC software platform to PoP is described. From an existing 2D assembly using a discrete 65-nm SoC product, the benefits of PoP integration using a next-generation (NG) 28-nm product with stacked memory are analyzed, based on simulation and predictive analysis performed using IC-EMC software platform.
引用
收藏
页码：238 / 243
页数：6
相关论文
共 50 条
  • [1] Package-on-package (PoP) for advanced PCB manufacturing process
    Lee, Joseph Y.
    Ahn, Jinyong
    Yoo, JeGwang
    Kim, Joonsung
    Park, Hwa-Sun
    Okabe, Shuichi
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 34 - +
  • [2] Warpage Analysis on Package-on-Package (PoP) for Package Stacking Process
    Zhang, Minshu
    Xie, An
    Chen, Yu
    Huang, Yifei
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 645 - 647
  • [3] Study of 3D SiP (System-in-Package) Module for Package-on-Package Application Using Multi-layer PCB Manufacturing Process
    Hu, Liulin
    Jin, Zhu
    Liao, Xuejie
    Ouyang, Yaoguo
    Dong, Jinsheng
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 109 - 112
  • [4] Signal Integrity Flow for System-in-Package and Package-on-Package Devices
    Pulici, Paolo
    Vanalli, Gian Pietro
    Dellutri, Michele A.
    Guarnaccia, Domenico
    Lo Iacono, Filippo
    Campardo, Giovanni
    Ripamonti, Giancarlo
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 84 - 95
  • [5] Analysis of the Reliability of Package-on-Package Devices Manufactured Using Various Underfill Methods
    Wang, Vicky
    Maslyk, Dan
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 63 - +
  • [6] Development of Package-on-Package Using Embedded Wafer-Level Package Approach
    Chong, Ser Choong
    Wee, David Ho Soon
    Rao, Vempati Srinivasa
    Vasarla, Nagendra Sekhar
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1654 - 1662
  • [7] Thermo-Mechanical Reliability Analysis of Package-on-Package Assembly
    Liu, Hailong
    Yang, Shaohua
    2011 INTERNATIONAL CONFERENCE ON QUALITY, RELIABILITY, RISK, MAINTENANCE, AND SAFETY ENGINEERING (ICQR2MSE), 2011, : 203 - 207
  • [8] Design and Electrical Analysis for Adavanced Fan-out Package-on-Package
    Pan, Po-Chih
    Hsieh, Tsun-Lung
    Huang, Chih-Yi
    Jhong, Ming-Fong
    Wang, Chen-Chao
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [9] Electromigration Analysis and Electro-Thermo-Mechanical Design for Package-on-Package (POP)
    Hsu, Hsiang-Chen
    Ju, Shen-Wen
    Lu, Jie-Rong
    Wan, Yue-Min
    ADVANCES IN ABRASIVE TECHNOLOGY XIII, 2010, 126-128 : 929 - +
  • [10] Thermal Modeling and Simulation of a Package-on-Package Embedded Micro Wafer Level Package (EMWLP) Structure at the Package and System-level
    Hoe, Yen Yi Germaine
    Choong, Chong Ser
    Rao, Vempati Srinivasa
    Sharma, Gaurav
    Zhang Xiaowu
    Pinjala, D.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 285 - 291
12345