Analysis of a tandem network model of a single-router network-on-chip

被引:6
|
作者
Beekhuizen, Paul [1 ,2 ]
Denteneer, Dee [3 ]
Adan, Ivo [4 ]
机构
[1] Eindhoven Univ Technol, EURANDOM, NL-5600 MB Eindhoven, Netherlands
[2] Philips Res Labs, Digital Signal Proc Lab, NL-5656 AE Eindhoven, Netherlands
[3] Philips Res Labs, Connectiv Syst & Networks Grp, NL-5656 AE Eindhoven, Netherlands
[4] Eindhoven Univ Technol, Dept Math & Comp Sci, NL-5600 MB Eindhoven, Netherlands
关键词
D O I
10.1007/s10479-008-0333-2
中图分类号
C93 [管理学]; O22 [运筹学];
学科分类号
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要
We study a single-router Network-on-Chip modelled as a tandem queueing network. The first node is a geo(K)/D/1 queue (K fixed) representing a network interface, and the second node is a ./G/1 queue representing the packet switch. If K > 1 we have train arrivals at the second node. If K=1 the arrival process of the second node reduces to a Bernoulli process. In the latter case, routers have been studied extensively as part of ATM and LAN networks under the assumption that the number of input ports N tends to infinity. In Networks-on-Chips N is usually 4 or 5 and results for ATM and LAN routers lead to inaccurate results. We introduce a new approximation scheme that yields accurate results for small switches. In addition to this we analyse the tandem network, both for K=1 and K > 1, and we approximate the mean sojourn time in the switch and the mean end-to-end delay. If N=4 our approximation has a relative error of only 4.5% if K=6 and 1% if K=1.
引用
收藏
页码:19 / 34
页数:16
相关论文
共 50 条
  • [41] A MODULAR AND GENERIC ROUTER TLM MODEL FOR SPEEDUP NETWORK-ON-CHIP TOPOLOGY GENERATION
    Abid, Nourddine
    Chouchene, Wissem
    Attia, Brahim
    Zitouni, Abdelrim
    Tourki, Rached
    2013 10TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2013,
  • [42] Clock Boosting Router: Increasing the Performance of an Adaptive Router in Network-on-Chip (NoC)
    Lee, S. E.
    Bagherzadeh, N.
    SCIENTIA IRANICA, 2008, 15 (06) : 579 - 588
  • [43] Optical network-on-chip (ONoC) architectures: a detailed analysis of optical router designs
    Yasin Asadi
    Journal of Semiconductors, 2025, 46 (03) : 19 - 55
  • [44] Design and Implementation of a Hybrid Switching Router for the Reconfigurable Network-on-Chip
    Nguyen, Hung K.
    Xuan-Tu Tran
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2016, : 328 - 333
  • [45] Comparing Leakage Reduction Techniques for an Asynchronous Network-on-Chip Router
    Fairouz, Abbas
    Abusultan, Monther
    Elshennawy, Amr
    Khatri, Sunil P.
    JOURNAL OF LOW POWER ELECTRONICS, 2018, 14 (03) : 414 - 427
  • [46] Towards the Formal Verification of Security Properties of a Network-on-Chip Router
    Sepulveda, Johanna
    Aboul-Hassan, Damian
    Sigl, Georg
    Becker, Bernd
    Sauer, Matthias
    2018 23RD IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2018,
  • [47] BARR: Congestion aware scheduling algorithm for Network-on-Chip router
    Su, Nan
    Wang, Kun
    Yu, Xiaoshan
    Gu, Huaxi
    Guo, Yantao
    Chen, Jiayi
    IEICE ELECTRONICS EXPRESS, 2017, 14 (03):
  • [48] A Unique Low Power Network-on-Chip Virtual Channel Router
    Srrayvinya, O. L. M.
    Vinodhini, M.
    Murty, N. S.
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 30 - 34
  • [49] Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip
    Hussain, Ayaz
    Irfan, Muhammad
    Baloch, Naveed Khan
    Draz, Umar
    Ali, Tariq
    Glowacz, Adam
    Dunai, Larisa
    Antonino-Daviu, Jose
    ELECTRONICS, 2020, 9 (11) : 1 - 18
  • [50] AS-Router: A novel allocation service for efficient Network-on-Chip☆
    Katta, Monika
    Ramesh, T. K.
    Plosila, Juha
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2024, 50