Analysis of a tandem network model of a single-router network-on-chip

被引:6
|
作者
Beekhuizen, Paul [1 ,2 ]
Denteneer, Dee [3 ]
Adan, Ivo [4 ]
机构
[1] Eindhoven Univ Technol, EURANDOM, NL-5600 MB Eindhoven, Netherlands
[2] Philips Res Labs, Digital Signal Proc Lab, NL-5656 AE Eindhoven, Netherlands
[3] Philips Res Labs, Connectiv Syst & Networks Grp, NL-5656 AE Eindhoven, Netherlands
[4] Eindhoven Univ Technol, Dept Math & Comp Sci, NL-5600 MB Eindhoven, Netherlands
关键词
D O I
10.1007/s10479-008-0333-2
中图分类号
C93 [管理学]; O22 [运筹学];
学科分类号
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要
We study a single-router Network-on-Chip modelled as a tandem queueing network. The first node is a geo(K)/D/1 queue (K fixed) representing a network interface, and the second node is a ./G/1 queue representing the packet switch. If K > 1 we have train arrivals at the second node. If K=1 the arrival process of the second node reduces to a Bernoulli process. In the latter case, routers have been studied extensively as part of ATM and LAN networks under the assumption that the number of input ports N tends to infinity. In Networks-on-Chips N is usually 4 or 5 and results for ATM and LAN routers lead to inaccurate results. We introduce a new approximation scheme that yields accurate results for small switches. In addition to this we analyse the tandem network, both for K=1 and K > 1, and we approximate the mean sojourn time in the switch and the mean end-to-end delay. If N=4 our approximation has a relative error of only 4.5% if K=6 and 1% if K=1.
引用
收藏
页码:19 / 34
页数:16
相关论文
共 50 条
  • [21] A load balancing bufferless deflection router for network-on-chip
    周小锋
    朱樟明
    周端
    Journal of Semiconductors, 2016, 37 (07) : 108 - 115
  • [22] Multiplane virtual channel router for Network-on-Chip design
    Noh, Seongmin
    Ngo, Vu-Duc
    Jao, Haiyan
    Choi, Hae-Wook
    2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, 2006, : 348 - +
  • [23] A load balancing bufferless deflection router for network-on-chip
    周小锋
    朱樟明
    周端
    Journal of Semiconductors, 2016, (07) : 108 - 115
  • [24] Multicast parallel pipeline router architecture for network-on-chip
    Samman, Faizal A.
    Hollstein, Thomas
    Glesner, Manfred
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1200 - 1205
  • [25] Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router
    de Melo, Douglas Rossi
    Zeferino, Cesar Albenes
    Dilillo, Luigi
    Bezerra, Eduardo Augusto
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [26] Design and implementation of congestion aware router for network-on-chip
    Balakrishnan, Melvin T.
    Venkatesh, T. G.
    Bhaskar, A. Vijaya
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57
  • [27] Centralized Priority Management Allocation for Network-on-Chip Router
    Yan, Pengzhan
    Sridhar, Ramalingam
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 290 - 295
  • [28] A novel technique for flit traversal in network-on-chip router
    Monika Katta
    T. K. Ramesh
    Juha Plosila
    Computing, 2023, 105 : 2647 - 2673
  • [29] Tackling Permanent Faults in the Network-on-Chip Router Pipeline
    Poluri, Pavan
    Louri, Ahmed
    2013 25TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2013, : 49 - 56
  • [30] A novel technique for flit traversal in network-on-chip router
    Katta, Monika
    Ramesh, T. K.
    Plosila, Juha
    COMPUTING, 2023, 105 (12) : 2647 - 2673