Analysis of a tandem network model of a single-router network-on-chip

被引:6
|
作者
Beekhuizen, Paul [1 ,2 ]
Denteneer, Dee [3 ]
Adan, Ivo [4 ]
机构
[1] Eindhoven Univ Technol, EURANDOM, NL-5600 MB Eindhoven, Netherlands
[2] Philips Res Labs, Digital Signal Proc Lab, NL-5656 AE Eindhoven, Netherlands
[3] Philips Res Labs, Connectiv Syst & Networks Grp, NL-5656 AE Eindhoven, Netherlands
[4] Eindhoven Univ Technol, Dept Math & Comp Sci, NL-5600 MB Eindhoven, Netherlands
关键词
D O I
10.1007/s10479-008-0333-2
中图分类号
C93 [管理学]; O22 [运筹学];
学科分类号
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要
We study a single-router Network-on-Chip modelled as a tandem queueing network. The first node is a geo(K)/D/1 queue (K fixed) representing a network interface, and the second node is a ./G/1 queue representing the packet switch. If K > 1 we have train arrivals at the second node. If K=1 the arrival process of the second node reduces to a Bernoulli process. In the latter case, routers have been studied extensively as part of ATM and LAN networks under the assumption that the number of input ports N tends to infinity. In Networks-on-Chips N is usually 4 or 5 and results for ATM and LAN routers lead to inaccurate results. We introduce a new approximation scheme that yields accurate results for small switches. In addition to this we analyse the tandem network, both for K=1 and K > 1, and we approximate the mean sojourn time in the switch and the mean end-to-end delay. If N=4 our approximation has a relative error of only 4.5% if K=6 and 1% if K=1.
引用
收藏
页码:19 / 34
页数:16
相关论文
共 50 条
  • [31] Roundabout: a Network-on-Chip Router with Adaptive Buffer Sharing
    Effiong, Charles
    Sassatelli, Gilles
    Gamatie, Abdoulaye
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 65 - 68
  • [32] A Spare Router based Reliable Network-on-Chip Design
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    Manna, Kanchan
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1957 - 1960
  • [33] Network-on-Chip Router Design with Buffer-Stealing
    Su, Wan-Ting
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [34] Congestion-Aware Network-on-Chip Router Architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 137 - 144
  • [35] A Highly Adaptive and Efficient Router Architecture for Network-on-Chip
    Ahmadinia, Ali
    Shahrabi, Alireza
    COMPUTER JOURNAL, 2011, 54 (08): : 1295 - 1307
  • [36] A low overhead load balancing router for network-on-chip
    周小锋
    刘露
    朱樟明
    周端
    JournalofSemiconductors, 2016, 37 (11) : 91 - 97
  • [37] A low overhead load balancing router for network-on-chip
    Zhou Xiaofeng
    Liu Lu
    Zhu Zhangming
    Zhou Duan
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (11)
  • [38] Power Efficient Router Architecture for Wireless Network-on-Chip
    Mondal, Hemanta Kumar
    Gade, Sri Harsha
    Kishore, Raghav
    Kaushik, Shashwat
    Deb, Sujay
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 227 - 233
  • [39] Simulation of synchronous Network-on-chip router for System-on-chip communication
    Ilic, Marko R.
    Petrovic, Vladimir Z.
    Jovanovic, Goran S.
    2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), 2012, : 506 - 509
  • [40] Model of Network-on-Chip routers and performance analysis
    Zhang, Youhui
    Dong, Xiaoguo
    Gan, Siqing
    Zheng, Weimin
    IEICE ELECTRONICS EXPRESS, 2011, 8 (13): : 986 - 993