Analysis of a tandem network model of a single-router network-on-chip

被引:6
|
作者
Beekhuizen, Paul [1 ,2 ]
Denteneer, Dee [3 ]
Adan, Ivo [4 ]
机构
[1] Eindhoven Univ Technol, EURANDOM, NL-5600 MB Eindhoven, Netherlands
[2] Philips Res Labs, Digital Signal Proc Lab, NL-5656 AE Eindhoven, Netherlands
[3] Philips Res Labs, Connectiv Syst & Networks Grp, NL-5656 AE Eindhoven, Netherlands
[4] Eindhoven Univ Technol, Dept Math & Comp Sci, NL-5600 MB Eindhoven, Netherlands
关键词
D O I
10.1007/s10479-008-0333-2
中图分类号
C93 [管理学]; O22 [运筹学];
学科分类号
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要
We study a single-router Network-on-Chip modelled as a tandem queueing network. The first node is a geo(K)/D/1 queue (K fixed) representing a network interface, and the second node is a ./G/1 queue representing the packet switch. If K > 1 we have train arrivals at the second node. If K=1 the arrival process of the second node reduces to a Bernoulli process. In the latter case, routers have been studied extensively as part of ATM and LAN networks under the assumption that the number of input ports N tends to infinity. In Networks-on-Chips N is usually 4 or 5 and results for ATM and LAN routers lead to inaccurate results. We introduce a new approximation scheme that yields accurate results for small switches. In addition to this we analyse the tandem network, both for K=1 and K > 1, and we approximate the mean sojourn time in the switch and the mean end-to-end delay. If N=4 our approximation has a relative error of only 4.5% if K=6 and 1% if K=1.
引用
收藏
页码:19 / 34
页数:16
相关论文
共 50 条
  • [1] Analysis of a tandem network model of a single-router Network-on-Chip
    Paul Beekhuizen
    Dee Denteneer
    Ivo Adan
    Annals of Operations Research, 2008, 162 : 19 - 34
  • [2] Analysis of Black Hole Router Attack in Network-on-Chip
    Daoud, Luka
    Rafla, Nader
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 69 - 72
  • [3] A bufferless optical network-on-chip router
    Zhang, Na
    Gu, Huaxi
    Yang, Yintang
    Chen, Zheng
    Chen, Ke
    IEICE ELECTRONICS EXPRESS, 2013, 10 (21):
  • [4] Router with Centralized Buffer for Network-on-Chip
    Wang, Ling
    Zhang, Jianwen
    Yang, Xiaoqing
    Wen, Dongxin
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 469 - 474
  • [5] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
  • [6] Configurable network-on-chip router macrocells
    Saponara, Sergio
    Fanucci, Luca
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 141 - 150
  • [7] Flexible router architecture for network-on-chip
    Sayed, Mostafa S.
    Shalaby, Ahmed
    El-Sayed, Mohamed
    Goulart, Victor
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2012, 64 (05) : 1301 - 1310
  • [8] A high level power model for Network-on-Chip (NoC) router
    Lee, Seung Eun
    Bagherzadeh, Nader
    COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 837 - 845
  • [9] NoCGuard: A Reliable Network-on-Chip Router Architecture
    Shafique, Muhammad Akmal
    Baloch, Naveed Khan
    Baig, Muhammad Iram
    Hussain, Fawad
    Zikria, Yousaf Bin
    Kim, Sung Won
    ELECTRONICS, 2020, 9 (02)
  • [10] An Efficient Network-on-Chip Router for Dataflow Architecture
    Shen, Xiao-Wei
    Ye, Xiao-Chun
    Tan, Xu
    Wang, Da
    Zhang, Lunkai
    Li, Wen-Ming
    Zhang, Zhi-Min
    Fan, Dong-Rui
    Sun, Ning-Hui
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 32 (01) : 11 - 25