共 50 条
- [31] Measurement and modeling of coupling effects of CMOS on-chip co-planar inductors Top. Meet. Silicon Monolithic Integr. Circuits RF Syst. Dig. Pap., 2004, (37-40):
- [32] Measurement and modeling of coupling effects of CMOS on-chip co-planar inductors 2004 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2004, : 37 - 40
- [33] A SILICON MOLDED METAL TRANSFER PROCESS FOR ON-CHIP SUSPENDED POWER INDUCTORS 2019 20TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS & EUROSENSORS XXXIII (TRANSDUCERS & EUROSENSORS XXXIII), 2019, : 142 - 145
- [35] Chip-package co-design of power distribution network for system-in-package applications 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 499 - 501
- [36] High-Q On-Chip Inductors Embedded in Wafer-Level Package for RFIC Applications 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 121 - +
- [37] Model and analysis for combined package and on-chip power grid simulation ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 179 - 184
- [38] Worst-Case Noise Area Prediction of On-Chip Power Distribution Network 2014 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2014,
- [39] Comprehensive Electromagnetic Modeling of On-Chip Switching Noise Generation and Coupling IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (04): : 841 - 854