Electromagnetic Coupling between Power Distribution Network and On-chip Inductors in Package

被引:1
|
作者
Li, Bing-Heng [1 ]
Li, Yan [2 ]
Li, Er-Ping [1 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou 310027, Peoples R China
[2] China Jiliang Univ, Hangzhou 310018, Peoples R China
关键词
D O I
10.1109/PIERS55526.2022.9792784
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electromagnetic interference (EMI) is a growing concern in integrated circuits as the operating frequency of electronic devices increases rapidly. In this paper, the electromagnetic coupling mechanism between the power distribution network (PDN) and on-chip inductors in the package is discussed. The full-wave simulation software CST is employed to obtain noise voltages. For the two inductors placed symmetrically, the amplitudes of two voltages with opposite polarity induced by the inductors are not equal, so there is a net voltage on the PDN. In order to reduce the noise voltage, two approaches have been proposed. Designing the PDN with dual supply voltages and dual grounds (DSDG) can reduce the noise voltage by 86.3%. And etching metal layer 1st under the inductors can reduce the noise voltage by 35.0% while etching metal layers 1st, 2nd can reduce the noise voltage by 72.9%.
引用
收藏
页码:125 / 128
页数:4
相关论文
共 50 条
  • [41] High-Q Magnetic Inductors for High Efficiency On-Chip Power Conversion
    Wang, Naigang
    Doris, Bruce B.
    Shehata, Andrea Bahgat
    O' Sullivan, Eugene J.
    Brown, Stephen L.
    Rossnagel, Stephen
    Ott, John
    Gignac, Lynne
    Massouras, Maryam
    Romankiw, Lubomyr T.
    Deligianni, Hariklia
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [42] Effects of on-chip inductance on power distribution grid
    Muramatsu, A
    Hashimoto, M
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3564 - 3572
  • [43] Scaling trends of on-chip power distribution noise
    Mezhiba, AV
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 386 - 394
  • [44] Noise isolation modeling and experimental validation of power distribution network in chip-package
    Park, Hyunjeong
    Yoon, Changwook
    Koo, Kyoungchoul
    Kim, Joungho
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 270 - 275
  • [45] Analytical Unit Cell Assembly for Efficient Chip/Package Power Distribution Network Modeling
    de Paulis, F.
    Piersanti, S.
    Orlandi, A.
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (09) : 815 - 817
  • [46] Adaptive power management for the on-chip communication network
    Liang, Guang
    Jantsch, Axel
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 649 - +
  • [47] Parallel Partitioning Based On-Chip Power Distribution Network Analysis Using Locality Acceleration
    Zeng, Zhiyu
    Li, Peng
    Feng, Zhuo
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 776 - 781
  • [48] Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits
    Srivastava, N
    Qi, XN
    Banerjee, K
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 346 - 351
  • [49] Modeling and Thermal Stress Coupling Optimization Design of TSV Inductors in On-Chip DC/DC Converters
    Wang, Huangyin
    Xiong, Yikai
    Geng, Liming
    IEEE ACCESS, 2023, 11 : 133189 - 133198
  • [50] On-chip coupled inductors with a novel spliced anisotropic and isotropic magnetic core for inductance and coupling enhancement
    He, Yuhan
    Zhang, Zhipeng
    Wu, Rongxiang
    Guo, Wei
    Zhang, Huaiwu
    Bai, Feiming
    SOLID-STATE ELECTRONICS, 2020, 164