BTI Reliability and Time-Dependent Variability of Stacked Gate-All-Around Si Nanowire Transistors

被引：0

作者：

Chasin, Adrian ^{[1
]}

Franco, Jacopo ^{[1
]}

Kaczer, Ben ^{[1
]}

Putcha, Vamsi ^{[1
,2
]}

Weckx, Pieter ^{[1
]}

Ritzenthaler, Romain ^{[1
]}

Mertens, Hans ^{[1
]}

Horiguchi, Naoto ^{[1
]}

Linten, Dimitri ^{[1
]}

Rzepa, Gerhard ^{[3
]}

机构：

[1] IMEC, Leuven, Belgium

[2] Katholieke Univ Leuven, ESAT, Leuven, Belgium

[3] TU Wien, Vienna, Austria

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

PBTI/NBTI; GAA; FinFETs; time-dependent variability; scaling;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report experimental results of the N/PBTI (Negative/Positive Bias Temperature Instability) reliability of vertically stacked Gate-All-Around (GAA) silicon nanowire (NW) MOSFETs. We benchmark the lifetime of these novel devices against FinFETs with different widths and similar gate-stack. We do not only compare the average degradation, but also the time-dependent variability. At last, we predict the impact of the nanowire diameter on the reliability using TCAD simulations. Both the experimental results and the simulations indicate that BTI reliability is not negatively impacted down to a nanowire diameter of 6nm.

引用

页数：7

共 50 条

[31] ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices
Chen, S. -H.
Linten, D.
Hellings, G.
Veloso, A.
Scholz, M.
Boschke, R.
Groeseneken, G.
Collaert, N.
Thean, A.
2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
[32] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
Guerfi, Youssouf
Larrieu, Guilhem
NANOSCALE RESEARCH LETTERS, 2016, 11
[33] vfTLP Characteristics of ESD Diodes in Bulk Si Gate-All-Around Vertically Stacked Horizontal Nanowire Technology
Chen, Shih-Hung
Hellings, Geert
Scholz, Mirko
Linten, Dimitri
Mertens, Hans
Ritzenthaler, Romain
Boschke, Roman
Groeseneken, Guido
Mocuta, Anda
Horiguchi, Naoto
2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
[34] Electrical performance of III-V gate-all-around nanowire transistors
Razavi, Pedram
Fagas, Giorgos
APPLIED PHYSICS LETTERS, 2013, 103 (06)
[35] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
Youssouf Guerfi
Guilhem Larrieu
Nanoscale Research Letters, 2016, 11
[36] Encapsulated gate-all-around InAs nanowire field-effect transistors
Sasaki, Satoshi
Tateno, Kouta
Zhang, Guoqiang
Suominen, Henri
Harada, Yuichi
Saito, Shiro
Fujiwara, Akira
Sogawa, Tetsuomi
Muraki, Koji
APPLIED PHYSICS LETTERS, 2013, 103 (21)
[37] Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
Su, Chun-Jung
Tsai, Tzu-I
Liou, Yu-Ling
Lin, Zer-Ming
Lin, Horng-Chih
Chao, Tien-Sheng
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 521 - 523
[38] Trap layer engineered gate-all-around vertically stacked twin Si-nanowire nonvolatile memory
Fu, J.
Buddharaju, K. D.
Teo, S. H. G.
Zhu, Chunxiang
Yu, M. B.
Singh, N.
Lo, G. Q.
Balasubramanian, N.
Kwong, D. L.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 79 - 82
[39] Characteristics of GaN-Based Nanowire Gate-All-Around (GAA) Transistors
Im, Ki-Sik
Reddy, Mallem Siva Pratap
Choi, Jinseok
Hwang, Youngmin
Roh, Jea-Seung
An, Sung Jin
Lee, Jung-Hee
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) : 4282 - 4286
[40] HCI and NBTI induced degradation in gate-all-around silicon nanowire transistors
Huang, Ru
Wang, Runsheng
Liu, Changze
Zhang, Liangliang
Zhuge, Jing
Tao, Yu
Zou, Jibin
Liu, Yuchao
Wang, Yangyuan
MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1515 - 1520

← 1 2 3 4 5 →