BTI Reliability and Time-Dependent Variability of Stacked Gate-All-Around Si Nanowire Transistors

被引：0

作者：

Chasin, Adrian ^{[1
]}

Franco, Jacopo ^{[1
]}

Kaczer, Ben ^{[1
]}

Putcha, Vamsi ^{[1
,2
]}

Weckx, Pieter ^{[1
]}

Ritzenthaler, Romain ^{[1
]}

Mertens, Hans ^{[1
]}

Horiguchi, Naoto ^{[1
]}

Linten, Dimitri ^{[1
]}

Rzepa, Gerhard ^{[3
]}

机构：

[1] IMEC, Leuven, Belgium

[2] Katholieke Univ Leuven, ESAT, Leuven, Belgium

[3] TU Wien, Vienna, Austria

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

PBTI/NBTI; GAA; FinFETs; time-dependent variability; scaling;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report experimental results of the N/PBTI (Negative/Positive Bias Temperature Instability) reliability of vertically stacked Gate-All-Around (GAA) silicon nanowire (NW) MOSFETs. We benchmark the lifetime of these novel devices against FinFETs with different widths and similar gate-stack. We do not only compare the average degradation, but also the time-dependent variability. At last, we predict the impact of the nanowire diameter on the reliability using TCAD simulations. Both the experimental results and the simulations indicate that BTI reliability is not negatively impacted down to a nanowire diameter of 6nm.

引用

页数：7

共 50 条

[21] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
Yabin Sun
Yaxin Tang
Xiaojin Li
Yanling Shi
Teng Wang
Jun Xu
Ziyu Liu
Journal of Computational Electronics, 2020, 19 : 1463 - 1470
[22] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
Sun, Yabin
Tang, Yaxin
Li, Xiaojin
Shi, Yanling
Wang, Teng
Xu, Jun
Liu, Ziyu
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1463 - 1470
[23] A facile route to Si nanowire gate-all-around field effect transistors with a steep subthreshold slope
Lee, Jae-Hyun
Kim, Byung-Sung
Choi, Soon-Hyung
Jang, Yamujin
Hwang, Sung Woo
Whang, Dongmok
NANOSCALE, 2013, 5 (19) : 8968 - 8972
[24] Characteristics of Gate-All-Around Twin Poly-Si Nanowire Thin-Film Transistors
Sheu, Jeng-Tzong
Huang, Po-Chun
Sheu, Tzu-Shiun
Chen, Chen-Chia
Chen, Lu-An
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (02) : 139 - 141
[25] Sub-10 nm Gate-All-Around CMOS Nanowire Transistors on Bulk Si Substrate
Li, Ming
Yeo, Kyoung Hwan
Suk, Sung Dae
Yeoh, Yun Young
Kim, Dong-Won
Chung, Tae Young
Oh, Kyung Seok
Lee, Won-Seong
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 94 - 95
[26] Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
Yang, Chen-Chen
Peng, Kang-Ping
Chen, Yung-Chen
Lin, Horng-Chih
Li, Pei-Wen
2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 45 - 46
[27] Gate-All-Around Silicon Nanowire Transistors with channel-last process on bulk Si substrate
Ma, Xiaolong
Yin, Huaxiang
Hong, Peizhen
IEICE ELECTRONICS EXPRESS, 2015, 12 (07):
[28] Performance and Variability Studies of InGaAs Gate-all-Around Nanowire MOSFETs
Conrad, Nathan
Shin, SangHong
Gu, Jiangjiang
Si, Mengwei
Wu, Heng
Masuduzzaman, Muhammad
Alam, Mohammad A.
Ye, Peide D.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (04) : 489 - 496
[29] Process Flow Modelling and Characterisation of Stacked Gate-All-Around Nanosheet Transistors
Mumba, K.
Cai, S.
Kalna, K.
2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 271 - 274
[30] 3D-carrier Profiling and Parasitic Resistance Analysis in Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors.
Eyben, P.
Ritzenthaler, R.
De Keersgieter, A.
Celano, U.
Chiarella, T.
Veloso, A.
Mertens, H.
Pena, V.
Santoro, G.
Machillot, J.
Kim, M.
Miyashita, T.
Yoshida, N.
Bender, H.
Richard, O.
Paredis, K.
Wouters, L.
Mitard, J.
Horiguchi, N.
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,

← 1 2 3 4 5 →