Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design

被引：0

作者：

Park, HJ ^{[1
]}

Kim, HS ^{[1
]}

Kam, DG ^{[1
]}

Kim, JH ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea

来源：

55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The co-modeling and co-simulation results about the package and on-chip power/ground network have been demonstrated. The inevitable parallel resonance peak, due to the inductive parasitic on the package and on-chip decoupling capacitor, was analyzed in frequency domain. Subsequently, the co-design procedure for the resonant free power/ground network was suggested and evaluated simply in frequency domain.

引用

页码：727 / 731

页数：5

共 50 条

[41] Controller Area Network Modeling and Its Application in Cyber-Physical Power System Co-Simulation
Wu, You
Fu, Lijun
Xu, Yinan
Ma, Fan
Lu, Yao
2018 37TH CHINESE CONTROL CONFERENCE (CCC), 2018, : 6178 - 6183
[42] Minimizing the Number of Basis Functions in Chip-Package Co-Simulation Using Lauerre-FDTD
Ha, Myunghyun
Swaminathan, Madhavan
2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 905 - 909
[43] Resonant Switched-Capacitor Converters for Chip-Scale Power Delivery: Modeling and Design
Kesarwani, Kapil
Sangwan, Rahul
Stauth, Jason T.
2013 IEEE 14TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2013,
[44] Silicon-Package Power Delivery Co-Simulation with Fully Integrated Voltage Regulators on Microprocessors
Govindan, Srinivasan
Venkataraman, Srikrishnan
2014 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING & SYSTEMS SYMPOSIUM (EDAPS), 2014, : 113 - 116
[45] Chip-package and antenna co-design of a tunable UWB transmitter in System-on-Package with on-chip versus off-chip passives
Nejad, Majid Baghaei
Tenhunen, Hannu
Zheng, Li-Rong
ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 291 - +
[46] Communications and Power Distribution Network Co-Simulation for Multidisciplinary Smart Grid Experimentations
Levesque, Martin
Xu, Da Qian
Maier, Martin
Joos, Geza
45TH ANNUAL SIMULATION SYMPOSIUM 2012 (ANSS 2012), 2012, 44 (02): : 55 - 61
[47] Thermal-Electrical Co-simulation for Wafer-level Chip Scale Package Maximum Bearing Current
Rui-Yu
Zhang, Shu-Qiang
Yeh, Chang-Lin
Chung, Chi-Sheng
Hung, Chih-Pin
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 860 - 863
[48] Chip/Package/Board Co-Simulation Methodology for Crosstalk between DC/DC Converter and ADC Input Channels
Settino, Francesco
Brandtner, Thomas
Subotskaya, Volha
Levanto, Antonio
Faricelli, Marco
Praemassing, Frank
Della Ricca, Luca
Koffler, Harald
Palestri, Pierpaolo
Crupi, Felice
2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
[49] A Hardware/Software Co-simulation Approach for Power Converter Firmware Design and Debugging
Teixeira, C. A.
Holmes, D. G.
McGrath, B. P.
Wilkinson, R. H.
McGoldrick, P.
McIver, A.
2017 AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC), 2017,
[50] Power Integrity Chip-Package-PCB Co-Simulation for I/O Interface of DDR3 High-Speed Memory
Chuang, Hao-Hsiang
Wu, Shu-Jung
Hong, Ming-Zhang
Hsu, Darren
Huang, Raphael
Hsiao, Li Chang
Wu, Tzong-Lin
IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2008, : 31 - +

← 1 2 3 4 5 →