Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design

被引：0

作者：

Park, HJ ^{[1
]}

Kim, HS ^{[1
]}

Kam, DG ^{[1
]}

Kim, JH ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea

来源：

55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The co-modeling and co-simulation results about the package and on-chip power/ground network have been demonstrated. The inevitable parallel resonance peak, due to the inductive parasitic on the package and on-chip decoupling capacitor, was analyzed in frequency domain. Subsequently, the co-design procedure for the resonant free power/ground network was suggested and evaluated simply in frequency domain.

引用

页码：727 / 731

页数：5

共 50 条

[11] Modeling of hierarchical power/ground network based on segmentation method for package/board co-design and simulation
Kim, Jaemin
Jeong, Youchul
Kim, Jingook
Lee, Junho
Shim, Jongjoo
Kim, Joungho
2006 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2006, : 16 - 19
[12] Modeling and Co-Simulation of I/O Interconnects for On-Chip and Off-Chip EMI Prediction
Kwak, SangKeun
Jo, Jeongmin
Kim, SoYoung
2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 821 - 824
[13] Off-chip decoupling capacitor allocation for chip package co-designa
Yu, Hao
Chu, Chunta
He, Lei
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 618 - +
[14] Modeling Methodologies for Multi Level PCB-Package Co-Simulation & Co-Design
Scogna, Antonio Ciccomancini
Chiang, ChunTong
Lau, Linus
2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 57 - 57
[15] Design a co-simulation platform for power system and communication network
Lai, L. L.
Shum, Chong
Wang, Linyu
Lau, W. H.
Tse, Norman
Chung, Henry
Tsang, K. F.
Xu, Fangyan
2014 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC), 2014, : 3036 - 3041
[16] Co-simulation of On-Chip and On-Board AC Power Noise of CMOS Digital Circuits
Yoshikawa, Kumpei
Sasaki, Yuta
Ichikawa, Kouji
Saito, Yoshiyuki
Nagata, Makoto
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (12) : 2284 - 2291
[17] Co-simulation of AC Power Noise of CMOS Microprocessor using Capacitor Charging Modeling
Yoshikawa, Kumpei
Nagata, Makoto
2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
[18] Co-simulation and Co-design of Chip-Package-Board Interfaces in Highly- Integrated RF Systems
Issakov, V.
Wojnowski, M.
Knapp, H.
Trotta, S.
Forstner, H. -P.
Pressel, K.
Hagelauer, A.
2016 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2016, : 94 - 101
[19] Chip-Package Co-Design Methodology for Global Co-Simulation of Re-Distribution Layers (RDL)
Wane, Sidina
Kuo, An-Yu
2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 53 - +
[20] Transient Electrical-Thermal Co-Simulation in the Design of On-Chip and 3-D Interconnects
Lu, Tianjian
Jin, Jian-Ming
2015 31st International Review of Progress in Applied Computational Electromagnetics (ACES) Vol 31, 2015,

← 1 2 3 4 5 →