Low power, high speed, charge recycling CMOS threshold logic gate

被引：36
|
作者：
Celinski, P
López, JF
Al-Sarawi, S
Abbott, D
机构：
[1] Univ Adelaide, Dept Elect & Elect Engn, Ctr High Performance Integrated Technol & Syst, Adelaide, SA 5005, Australia
[2] Univ Las Palmas G C, Res Inst Appl Microelect, Las Palmas Gran Canaria 35017, Spain
来源：
ELECTRONICS LETTERS | 2001年 / 37卷 / 17期
关键词：
D O I：
10.1049/el:20010742
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new implementation of a threshold gate based on a capacitive input, charge recycling differential sense amplifier latch is presented. Simulation results indicate that the proposed structure has very low power dissipation and high operating speed, as well as robustness under process, temperature and supply voltage variations, and is therefore highly suitable as an element in digital integrated circuit design.
引用
收藏
页码：1067 / 1069
页数：3
相关论文
共 50 条
  • [21] A Novel Low-Power and High-Speed Dynamic CMOS Logic Circuit Technique
    Sharroush, Sherif M.
    Abdalla, Yasser S.
    Dessouki, Ahmed A.
    El-Badawy, El-Sayed A.
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 606 - 613
  • [22] New CMOS-logic family combines speed and low power
    Kempainen, S
    EDN, 1997, 42 (16) : 20 - 20
  • [23] HIGH-SPEED AND LOW-POWER N(+)-P(+) DOUBLE-GATE SOI CMOS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    SUGII, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 360 - 367
  • [24] CMOS-BIPOLAR PROCESS BUILDS HIGH-SPEED, LOW-POWER GATE ARRAY
    ANDREWS, W
    ELECTRONIC DESIGN, 1984, 32 (13) : 76 - &
  • [25] Low Leakage Charge Recycling Power Gating Structure for CMOS VLSI Circuits
    Kavitha, M.
    Govindaraj, T.
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2015, 45 (01): : 66 - 72
  • [26] CMOS Ternary Logic With a Biristor Threshold Switch for Low Static Power Consumption
    Han, Joon-Kyu
    Yu, Ji-Man
    Nam, Seo-Yeon
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (07) : 1005 - 1008
  • [27] Low Power and High Speed CMOS Current Comparators
    Nasir, Wan Irma Idayu Restu Binti Wan Mohd
    Reaz, Md Mamun Bin Ibne
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 539 - 543
  • [28] Low power CMOS pass logic 4-2 compressor for high-speed multiplication
    Radhakrishnan, D
    Preethy, AP
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1296 - 1298
  • [29] A low power, high speed threshold logic and its application to the design of novel carry lookahead adders
    Celinski, P
    López, JF
    Al-Sarawi, S
    Abbott, D
    ELECTRONICS AND STRUCTURES FOR MEMS II, 2001, 4591 : 258 - 265
  • [30] A low power, high performance threshold logic-based standard cell multiplier in 65 nm CMOS
    Leshner, Samuel
    Berezowski, Krzysztof
    Yao, Xiaoyin
    Chalivendra, Gayathri
    Patel, Saurabh
    Vrudhula, Sarma
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 210 - 215
12345