共 50 条
- [1] Reconfigurable architecture of RNS based high speed FIR filter Pari, J. B. (brittopari@yahoo.co.in), 1600, National Institute of Science Communication and Information Resources (21):
- [3] Efficient VLSI architecture for FIR filter using DA-RNS 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATION AND COMPUTATIONAL ENGINEERING (ICECCE), 2014, : 184 - 187
- [5] FPGA hardware implementation of an RNS FIR digital filter CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1340 - 1344
- [7] An LUT Based RNS FIR Filter Implementation for Reconfigurable Applications 18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
- [8] Reconfigurable RNS FIR Filter Using Higher Radix Multiplier ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 563 - 570
- [9] An RNS Based FIR Filter Design Using Shift and Add Approach 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 707 - 712
- [10] Performance analysis of FIR digital filter design: RNS versus traditional 2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 1 - +