FMAP: A technology mapping algorithm for FPGA with MUX-LUT mixed architecture

被引：0
|
作者：
Wen, YJ [1 ]
Tong, JR [1 ]
Chiang, C [1 ]
机构：
[1] Fudan Univ, Shanghai, Peoples R China
来源：
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ICASIC.2003.1277334
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Because of its advantages of the short design turnaround time and the convenience and low cost in integrated circuit prototyping and verification. the field programmable gate array (FPGA) has been widely utilized in many fields of electronic design. In this paper, a technology mapping algorithm for FPGA with MUX-LUT mixed architecture is presented. This algorithm, FMAP, is used in a design-aided software system for FPGA, which is developed specifically for ail FPGA chip. FDP, with MUX-LUT mixed architecture. The bench marking result of technology mapping for FDP by FMAP is compared to the result of the Xilinx series by their design system. The result is also presented in this paper.
引用
收藏
页码：812 / 815
页数：4
相关论文
共 44 条
  • [21] Dual-Output LUT Merging during FPGA Technology Mapping
    Wang, Feng
    Zhu, Liren
    Zhang, Jiaxi
    Li, Lei
    Zhang, Yang
    Luo, Guojie
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [22] Power minimization algorithms for LUT-Based FPGA technology mapping
    Li, H
    Katkoori, S
    Mak, WK
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (01) : 33 - 51
  • [23] A Heuristic Algorithm for LUT-based FPGA Technology Mapping using the Lower Bound for DAG Covering Problem
    Takata, Taiga
    Matsunaga, Yusuke
    FPGA 10, 2010, : 288 - 289
  • [24] Area-minimal algorithm for LUT-Based FPGA technology mapping with duplication-free restriction
    Kao, CC
    Lai, YT
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 719 - 724
  • [25] LUT-based FPGA technology mapping for power minimization with optimal depth
    Li, H
    Mak, WK
    Katkoori, S
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 123 - 128
  • [26] Technology mapping of multi-output function into LUT-based FPGA
    Kubica, Marcin
    Milik, Adam
    Kania, Dariusz
    IFAC PAPERSONLINE, 2018, 51 (06): : 107 - 112
  • [27] Technology mapping for delay-minimization in LUT-based FPGA designs
    Peng, YX
    Chen, XC
    Li, SK
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 572 - 575
  • [28] FPGA Delay-Oriented Process Mapping Algorithm of Xiangxi Minority Based on LUT
    Xiao, Yun
    Zeng, Wei
    Zhang, Huang
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2022, 2022
  • [29] Power Optimization through Edge Reduction in LUT-Based FPGA Technology Mapping
    Chen, Juanjuan
    Wei, Xing
    Zhou, Qiang
    Cai, Yici
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1087 - 1091
  • [30] Heuristic Performance Optimal and Power Conscious for K-LUT Based FPGA Technology Mapping
    Bucur, Ion
    Cupcea, Nicolae
    Surpateanu, Adrian
    Stefanescu, Costin
    Radulescu, Florin
    ADVANCES IN MANUFACTURING ENGINEERING, QUALITY AND PRODUCTION SYSTEMS, VOL I, 2009, : 182 - +
12345