A Heuristic Algorithm for LUT-based FPGA Technology Mapping using the Lower Bound for DAG Covering Problem

被引：0
|
作者：
Takata, Taiga [1 ]
Matsunaga, Yusuke [1 ]
机构：
[1] Kyushu Univ, Fukuoka 812, Japan
来源：
FPGA 10 | 2010年
关键词：
FPGA; technology mapping;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：288 / 289
页数：2
相关论文
共 50 条
  • [1] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    FPGA 10, 2010, : 288 - 288
  • [2] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 517 - 522
  • [3] Technology Mapping of FSM Oriented to LUT-Based FPGA
    Kubica, Marcin
    Kania, Dariusz
    APPLIED SCIENCES-BASEL, 2020, 10 (11):
  • [4] Power minimization in LUT-based FPGA technology mapping
    Wang, ZH
    Liu, EC
    Lai, JB
    Wang, TC
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 635 - 640
  • [5] Heuristics for area minimization in LUT-based FPGA technology mapping
    Manohararajah, Valavan
    Brown, Stephen D.
    Vranesic, Zvonko G.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2331 - 2340
  • [6] Simulated Annealing applied to LUT-based FPGA Technology Mapping
    Nachtigall, Matheus
    Ferreira, Paulo, Jr.
    Marques, Felipe
    PROCEEDINGS OF A SPECIAL SESSION 2017 SIXTEENTH MEXICAN INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (MICAI): ADVANCES IN ARTIFICIAL INTELLIGENCE, 2017, : 23 - 29
  • [7] ON NOMINAL DELAY MINIMIZATION IN LUT-BASED FPGA TECHNOLOGY MAPPING
    CONG, J
    DING, YZ
    INTEGRATION-THE VLSI JOURNAL, 1994, 18 (01) : 73 - 94
  • [8] Efficient LUT-based FPGA technology mapping for power minimization
    Hao, L
    Mak, WK
    Katkoori, S
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 353 - 358
  • [9] ALTO: An iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping
    Huang, JD
    Jou, JY
    Shen, WZ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 392 - 400
  • [10] Power minimization algorithms for LUT-Based FPGA technology mapping
    Li, H
    Katkoori, S
    Mak, WK
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (01) : 33 - 51
12345