A Heuristic Algorithm for LUT-based FPGA Technology Mapping using the Lower Bound for DAG Covering Problem

被引：0
|
作者：
Takata, Taiga [1 ]
Matsunaga, Yusuke [1 ]
机构：
[1] Kyushu Univ, Fukuoka 812, Japan
来源：
FPGA 10 | 2010年
关键词：
FPGA; technology mapping;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：288 / 289
页数：2
相关论文
共 50 条
  • [11] An improved algorithm for performance optimal technology mapping with retiming in LUT-based FPGA design
    Cong, J
    Wu, C
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 572 - 578
  • [12] MogaMap: An Application of Multi-Objective Genetic Algorithm for LUT-Based FPGA Technology Mapping
    Souza, V. L.
    Silva-Filho, A. G.
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 485 - 488
  • [13] An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping
    Huang, JD
    Jou, JY
    Shen, WZ
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 13 - 17
  • [14] LUT-based FPGA technology mapping for power minimization with optimal depth
    Li, H
    Mak, WK
    Katkoori, S
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 123 - 128
  • [15] Technology mapping of multi-output function into LUT-based FPGA
    Kubica, Marcin
    Milik, Adam
    Kania, Dariusz
    IFAC PAPERSONLINE, 2018, 51 (06): : 107 - 112
  • [16] Technology mapping for delay-minimization in LUT-based FPGA designs
    Peng, YX
    Chen, XC
    Li, SK
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 572 - 575
  • [17] Power Optimization through Edge Reduction in LUT-Based FPGA Technology Mapping
    Chen, Juanjuan
    Wei, Xing
    Zhou, Qiang
    Cai, Yici
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1087 - 1091
  • [18] Area-minimal algorithm for LUT-Based FPGA technology mapping with duplication-free restriction
    Kao, CC
    Lai, YT
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 719 - 724
  • [19] Improvements to technology mapping for LUT-based FPGAs
    Mishchenko, Alan
    Chatterjee, Satrajit
    Brayton, Robert K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (02) : 240 - 253
  • [20] A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs
    Legl, C
    Wurth, B
    Eckl, K
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 730 - 733
12345