共 50 条
- [41] Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 748 - 751
- [42] FMAP: A technology mapping algorithm for FPGA with MUX-LUT mixed architecture 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 812 - 815
- [44] Kyber Accelerator on FPGA Using Energy-Efficient LUT-Based Barrett Reduction 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 83 - 84
- [46] Area recovery under depth constraint by cut substitution for technology mapping for LUT-based FPGAs 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 50 - +
- [49] A meta-heuristic algorithm for set covering problem based on gravity World Academy of Science, Engineering and Technology, 2010, 67 : 502 - 507
- [50] A meta-heuristic algorithm for set covering problem based on gravity International Journal of Computational and Mathematical Sciences, 2010, 4 (05): : 223 - 228