A 1 V 6-bit 2.4 GS/s Nyquist CMOS DAC for UWB Systems

被引:0
|
作者
Kim, Bong Chan [1 ]
Cho, Min-Hyung [1 ]
Kim, Yi-Gyeong [1 ]
Kwon, Jong-Kee [1 ]
机构
[1] Elect & Telecommun Res Inst, Taejon 305700, South Korea
关键词
digital-to-analog converter (DAC); full-Nyquist; low threshold voltage; very high-speed; ultra-wideband (UWB);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 6-bit 2.4 GS/s current-steering DAC fabricated in a 65 nm CMOS technology for ultra-wideband (UWB) systems is presented. T he prototype achieves a measured spurious-free dynamic range (SFDR) of more than 36 dB over the Nyquist bandwidth at 2.4 GS/s. Among the 50 measured samples, DNL/INL of 0.02/0.02 LSB was the lowest achievable value. T he DAC core occupies an area of merely 0.023 mm(2) through simplified circuit and careful layout. To operate from a relatively low analog power supply of 1 V, a portion of current cell is implemented using low threshold voltage devices. Total maximum power consumption, including the low voltage differential signaling (LVDS) stage, is 14 mW at 2.4 GS/s.
引用
收藏
页码:912 / 915
页数:4
相关论文
共 50 条
  • [31] 6-bit 1.6GS/s ADC with low input capacitance in a 0.18μm CMOS
    Chen, Chun-Chieh
    Chung, Yu-Lun
    Chiu, Chen-I
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 288 - 291
  • [32] A 6-Bit, 1.2-GS/s ADC with Wideband THA in 0.13-μm CMOS
    Chen, Bo-Wei
    Hsien, Szu-Kang
    Chiang, Cheng-Shiang
    Juang, Kai-Cheung
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 377 - 380
  • [33] A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz
    Radulov, Georgi I.
    Quinn, Patrick J.
    van Roermund, Arthur H. M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1941 - 1945
  • [34] Design of a 6 bit 1.25 GS/s DAC for WPAN
    Jung, Jaejin
    Baek, Kwang-Hyun
    Lim, Shin-Il
    Kim, Suki
    Kang, Sung-Mo
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2262 - +
  • [35] A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS
    Danjo, Takumi
    Yoshioka, Masato
    Isogai, Masayuki
    Hoshino, Masanori
    Tsukamoto, Sanroku
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) : 673 - 682
  • [36] A 6-bit 1.6-GS/s Domino-SAR ADC in 55nm CMOS
    Chung, Yung-Hui
    Rih, Wei-Shu
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 216 - 217
  • [37] A 6-bit 1GS/s Low-Power Flash ADC
    Lien, Yu-Chang
    Lin, Ying-Zu
    Chang, Soon-Jyh
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 211 - 214
  • [38] A 10 bit 1 GSPS Nyquist DAC in 180 nm CMOS with high FOM
    Sarkar, Santanu
    Banerjee, Swapna
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (01) : 59 - 68
  • [39] A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS
    Deguchi, Kazuaki
    Suwa, Naoko
    Ito, Masao
    Kumamoto, Toshio
    Miki, Takahiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (10) : 2303 - 2310
  • [40] A 10 bit 1 GSPS Nyquist DAC in 180 nm CMOS with high FOM
    Santanu Sarkar
    Swapna Banerjee
    Analog Integrated Circuits and Signal Processing, 2014, 80 : 59 - 68